# CS330: Operating Systems


Virtual memory: Multilevel paging and TLB

#### Recap: Paging


- The idea of paging
  - Partition the address space into fixed sized blocks (call it pages)
  - Physical memory partitioned in a similar way (call it page frames)
  - OS creates a mapping between *page* to *page frame*, H/W uses the mapping to translate VA to PA
- With increased address space size, single level page table entry is not feasible, because
  - Increasing page size increases internal fragmentation
  - Small pages may not be suitable to hold all mapping entries

Today's agenda: Multi-level pages tables and implications

# 4-level page tables: 48-bit VA (Intel x86\_64)



#### 4-level page tables: example translation



Virtual address = 0x180001008

CR3

- Hardware translation by repeated access of page table stored in physical memory
- Page table entry: 12 bits LSB is used for access flags

# Paging: translation efficiency

```
0x20100: mov $0, %rax;
                          ox20102: mov %rax, (%rbp);
                                                        // sum=0
                          0x20104: mov $0, %rcx;
                                                        // ctr=0
sum = 0;
                          0x20106: cmp $10, %rcx;
                                                        // ctr < 10
for(ctr=0; ctr<10; ++ctr)
                          ox20109: jge ox2011f;
                                                        // jump if >=
   sum += ctr;
                          ox2010f: add %rcx, %rax;
                          0x20111: mov %rax, (%rbp);
                                                        // sum += ctr
                          0x20113: inc %rcx
                                                         // ++ctr
                                                         // loop
                                    jmp 0x20106
                           OX20115:
                           0x2011f:
```

- Considering four-level page table, how many memory accesses are required (for translation) during the execution of the above code?

# Paging: translation efficiency

```
0x20100: mov $0, %rax;
0x20102: mov %rax. (%rbp): // sum=0
```

- Instruction execution: Loop = 10 \* 6, Others = 2 + 3
  - Memory accesses during translation = 65 \* 4 = 260
- Data/stack access: Initialization = 1, Loop = 10
  - Memory accesses during translation = 11 \* 4 = 44
- A lot of memory accesses (> 300) for address translation
- How many distinct pages are translated?
- Considering four-level page table, how many memory accesses are required (for translation) during the execution of the above code?

# Paging with TLB: translation efficiency

#### **TLB**

Page	PTE
0x20	0x750
0x7FFF	0x890

```
PageAddress P = V >> 12;
TLBEntry entry = lookup(P);
if (entry.valid) return entry.pte;
entry = PageTableWalk(V);
MakeEntry(entry);
return entry.pte;
```

- TLB is a hardware cache which stores *Page* to *PFN* mapping
- After first miss for instruction fetch address, all others result in a TLB hit

Translate(V){


- Similarly, considering the stack virtual address range as 0x7FFF000 - 0x8000000, one entry in TLB avoids page table walk after first miss

#### Paging: translation efficiency


ox20100: mov \$0, %rax;

- Instruction execution: Loop = 10 \* 6, Others = 2 + 3
  - Memory accesses during translation = 65 \* 4 = 260
- Data/stack access: Initialization = 1, Loop = 10
  - Memory accesses during translation = 11 \* 4 = 44
- A lot of memory accesses (> 300) for address translation
- How many distinct pages are translated?
- One code page (0x20) and one stack page (0x7FFF). Caching these translations, will save a lot of memory accesses.


required (for translation) during the execution of the above code?



- TLB in the path of address translation
  - Separate TLBs for instruction and data, multi-level TLBs
  - In X86, OS can not make entries into the TLB directly, it can flush entries



- How TLB is shared across multiple processes?
- Why page fault is necessary?
- How OS handles the page fault?



into the TLB directly, it can flush entries

d

Process (A)

Process (B)

- Assume that, process A is currently executing. What happens when process B is scheduled?

- A) Do nothing	]
-----------------	---

- B) Flush the whole TLB
- C) Some other solution

Page	PTE
0x100	0x200007
0x101	0x205007

**TLB** 

Process (A)

Process (B)

Page	PTE
0x100	0x200007
0x101	0x205007

**TLB** 

- Assume that, process A is currently executing. What happens when process B is scheduled?
  - A) Do nothing
  - B) Flush the whole TLB
  - C) Some other solution
- Process B may be using the same addresses used by A. Result: Wrong translation

Process (A)

Process (B)

Page	PTE
<del>0x100</del>	<del>0x200007</del>
<del>0x101</del>	<del>0x205007</del>

**TLB** 

- Assume that, process A is currently executing. What happens when process B is scheduled?
  - A) Do nothing
  - B) Flush the whole TLB
  - C) Some other solution
- Correctness ensured. Performance is an issue (with frequent context switching)

Process (A)

Process (B)

Assume that, process A is currently executing. What happens when process B is scheduled?

- A) Do nothing
- B) Flush the whole TLB
- C) Some other solution

ASID Page PTE

A 0x100 0x200007


A 0x101 0x205007

B 0x100 0x301007


B 0x101 0x302007

**TLB** 


Address space identified (ASID) along with each TLB entry to identify the process



- How TLB is shared across multiple processes?
- Full TLB flush during context switch, using ASID
- Why page fault is necessary?
- How OS handles the page fault?



entries



# Page fault handling in X86: Hardware

```
If(!pte.valid||
  (access == write &&!pte.write)
  (cpl!= o \&\& pte.priv == o)){}
      CR2 = Address;
      errorCode = pte.valid
                    access << 1
                   | cpl << 2;
       Raise pageFault;
} // Simplified
```

#### Page fault handling in X86: Hardware

```
Other and unused
                                                                                     R
                                                                                          U
If(!pte.valid||
   (access == write &&!pte.write)
                                                         Present bit, 1 \Rightarrow fault is due to protection
   (cpl!= 0 \&\& pte.priv == 0)){
                                                         Write bit, 1 \Rightarrow Access is write
        CR2 = Address:
       errorCode = pte.valid
                                                         Privilege bit, 1 \Rightarrow Access is from user mode
                                                   U
                       | access << 1
| cpl << 2;
                                                         Reserved bit, 1 \Rightarrow Reserved bit violation
                                                           Fetch bit, 1 \Rightarrow Access is Instruction Fetch
        Raise pageFault;
} // Simplified
```

- Error code is pushed into the kernel stack by the hardware

Error code

# Page fault handling in X86: OS fault handler

```
HandlePageFault( u64 address, u64 error_code)
  If (AddressExists(current → mm_state, address) &&
     AccessPermitted(current → mm_state, error_code) {
         PFN = allocate_pfn();
         install_pte(address, PFN);
         return;
  RaiseSignal(SIGSEGV);
```

VA (

- How TLB is shared across multiple processes?
- Full TLB flush during context switch, using ASID
- Why page fault is necessary?
- Page fault is required to support memory over-commitment through lazy allocation and swapping
- How OS handles the page fault?
- The hardware invokes the page fault handler by placing the error code and virtual address. The OS handles the page fault either fixing it or raising a SEGFAULT.