


CSE-331 Homework 3 Report


	HomeWork Lecture
□ Created	@Dec 20, 2020
■ Number	171044036
Property	Baran Hasan Bozduman

In this project i designed adder shifter by myself it also works for overflowed numbers. I can start with introduce my components


1-Bit Adder



32-Bit Adder




Shifter Register




As you see above i designed a shifter with muxes so i can arrange the signals with using control unit i can decide at the curent state it will make a shift or not if it will, right shift can be 1 and accouding to overflow bit i send shift value so we can also do arithmetic shift by deciding muxes when we come to register inputs as default it gets shifted values, and also we use initial values and summation result for left register

Datapath




You can see extra registerin datapath also for the overflow situations so if to pretend overflow situations i keep the carry out bit in a gregisster so when we make a shift the carry out bit comes beginning of the number

Control Unit



I arranged the signals according to my states

Finite State Machine And Program Flow



to determine next state here is my truth table below


11			1 4 6	counted	112	11/1	MO	
	POL	start 1	100	Couries	MANAGER STORY	James de la constante de la co	0	
0	0	0				0	1	
0	0	1			0	0		+
0	1				0	1		
1	0		1	•	0	1	1	
1		-	0		1	0	0	1111
-			1		1	0	0	
		news .	Section 100 Administration of the section of the se	1000	1	0		
		654		0	0	0	0	
	1		440	1	1	1	1	10
1			624	and the second	4	1		+ reset D
-1-	1 1			- chan	-	1	a market	s reset 1
-	1							
	1 1	0001110	21.00					
	P2	191190	+ P2 '	147	411	TUC	000	
) ===	P2	'P1'P0'	star t	+ 1218	100	1/s	+P21	P11P01+12P17
	001-100011	010010111100011	D D 1 D 1	D 1	D 0 1	D D 1 0 D 1 0 T 0 - 0 T 1 -	= P2 'P1 P0' sb' + P2 P1 P0 + P2 P1 P0 sb' + P2 P1 P0' sb' +	20 1 0 0 7 0 1 0 1 0 1 0 0 1 0 1 0 0

And to determine signals according to what state are we here my other table


	PZ	191	PO	register	clear	2 produt	1 Product	multiplier	enable register	right	counter
0	0	0	0	1	*	0	0	0	0	0	0
5	0	0	7	0	0	0	11	1	1	0	0
52	0	1	0	0	0	0	101	0	0	0	0
53	0	Service Control	A A			1	0	0	1	1	0
54	and the same of th	0	0	10	10	0	0	0	1	1	1
35	1	0	1			0	0	0	0	10	0
56	1		7	0	10	10	10	0	0	10	101
2 mu 1 m mu	1x-f 1x-f 1x-f 1x-f	prod	on the	= SO = SO = SO = SO = SO = SO = SO = SO	+53+.	S 4					

TESTS


1- ONE SIDE ZERO




2-ONE SIDE 1




3-THERE SOME NUMS BOTH SIDE



4-TEST CASE



5-TEST CASE



6- TEST OVERFLOW

