

Communication

~~USART (Universal Synchronous Asynchronous Receiver Transmitter)~~

Serial communication

- Data transmission happens 1 bit at a time.
- Slower than parallel but efficient over longer dist.
- fewer wires
- cheap & simple
- USB, RS-232, SPI, UART
- Less Interference
- Better for long dist. communication

parallel communication

- multiple bit at once (8, 16, etc.)
- Faster over short distances
- more wires
- more expensive & ~~costly~~ complex
- Older printer ports, internal buses in computers, DDR RAM
- High data rate over short distances

Synchronous & Asynchronous communication.

Synchronous


- Clock signals tells when to send
- Both sender & receiver are synchronized to the same time.
- e.g. I²C, SPI, DDR RAM
- Faster & more reliable
- less chance of misreading of data.
- extra wire for the clock
- complex hardware.

Asynchronous

- Data is sent with start and stop bit so that receiver knows when to start & stop receiving.
- receiver uses timer based ~~start~~ on agreed speed (baud rate) to read the bits.
- e.g. UART, RS 232, serial ports (like COM ports)
- simpler, fewer wires
- works well for slower or occasional data
- Slightly ~~slower~~ slower due to start & stop bits
- less accurate at higher speeds.

For ex. Data \rightarrow 10100101

Idle position



UART

- Universal Synchronous Asynchronous Receiver Transmitter.
- Hardware communication module
- Found in many microcontrollers like Arduino, PIC AVR, STM32, etc.
- Serial data communication.
- 2 modes : Synchronous & Asynchronous.

Synchronous.

- Clock signal
- Both devices share same clock
- Faster & more precise
- 3 lines : data, clock, ground.

Asynchronous

- No clock
- Start & stop bit to time data transfer.
- More common in simple serial comm.
- Requires 2 lines Transmitter/receiver & Gnd.

Key features.

- Dual mode.
- Send & receive Signal at same time.
- Configurable baud rate.
- Buffering
- Error detection.

USART

- Clock optional
- Sync & Async
- more versatile

UART

- No Clock
- Async.
- Simple & common.

Choice, not chance,
determines
human destiny.

Registers in AVR

UCS RnA

USART Control & Status Register A

UCS RnB

USART E " " " " B

UCS RnC

" " " " " C

UBRRn

USART Baud Rate Register

UDRn

" Data "

Inside UCSRA (8bit)

Bit

Name

func.

7

RXCO Set when a byte has been received & is ready to be read from UDR0

6

TXCO Set when the transmit is complete

5

UDREO Set when the data register is empty, its ready to send new data

4

FE0 Frame error - set if there's a bad stop bit (corrupt file)

3

DOR0 Data overrun - set if new data has arrived before the previous data was read.

2

UPE0 Parity error - set if parity check fails.

1

U2X0 Double transmission speed for faster baud rates.

0

MPCM0

Multiprocessor Comm. mode - Used for addressing in networks.

UBRR_n - USART Band Rate Register.

Used to set band rate

Band Rate = how fast the data is sent or received (bits/sec.)

$$UBRR_n = (F_{CPU} / (16^{\text{th}} \text{ Band})) - 1 \quad U2X_n = 0 \text{ (Normal speed)}$$

$$UBRR_n = (F_{CPU} / (8^{\text{th}} \text{ Band})) - 1 \quad U2X_n = 1 \text{ (double speed)}$$

F_{CPU} = CPU clock frequency (16 mHz on Arduino uno)

Band = desire Band Rate (e.g. 9600)

UBRR_n is a 16 bit architecture

∴ It is split into 2 parts.

UBRR_{nM} & UBRR_{nL}

Input

TX_{Cn} → Data reg. → RX_{Cn}

Band Rate

Band Rate is the speed of data transmission.

Mode

Normal Async.

Formula

$$UBRR_n = \frac{F_{CPV}}{16 \times \text{Band}} - 1$$

Double Speed

$$UBRR_n = \frac{F_{CPV}}{8 \times \text{Band}} - 1$$

Synchronous

$$UBRR_n = \frac{F_{CPV}}{2 \times \text{Band}} - 1$$

Data transmission and Reception

Data Framing

Start bit \rightarrow 0

Data bit \rightarrow 5-9 bits

Parity bit \rightarrow optional error checking (even/odd)

Stop bit \rightarrow end of frame (1 or 2 bits, always 1)

8N1 format (most common)

1 Start bit

8 Data bit

0 parity bit

1 Stop bit.

Re

UO

UE

C

P

• CPU

• Rep

• Simp

• CPL

• waiti

Sending a byte

Setup

```
UBRRO = 103; // baud rate = 9600
```

```
UCSR0B = (1 << TXEN0); // enable Transmitter
```

```
UCSR0C = (1 << UCSR01) | (1 << UCSR00); // set frame to 8 bit.
```

Sending

```
while (!(UCSR0A & (1 << UDRE0))); // waiting until TX buffer is empty
```

```
UDR0 = 'A';
```

Receiving Data

```
UCSR0B = (1 << RXEN0); // enable Receiver
```

```
while (!(UCSR0A & (1 << RXC0))); // wait for data
```

```
char data = UDR0; // Read the byte.
```

Polling

- CPU Checks a flag repeatedly
- Simple to implement
- CPU blocked while waiting

Interrupt

- USART triggers an interrupt when ready
- Non blocking, efficient
- Needs interrupt setup

DMA

- Direct memory access moves data (no CPU)
- Fast, zero CPU load.
- More complex, not in all MCUs

Parity error

It is an extra bit in the data

It counts the number of 1s present in the data and sends it in the UDR_n

The parity bit is 1 in odd parity and 0 in even parity for even number of 1s

Transmitter

The transmitter counts the number of 1s and sends it with the ~~UDR_n~~ UDR_n.

The receiver will be expecting the same parity but if there will be a change then there will be a parity error.

UPM01	UPM00	Parity Mode
0	0	Disable
0	1	Inverted
1	0	even parity
1	1	odd parity.

Framing Error

Occurs when expected stop bit does not occur at correct time.

Causes

- Mismatched baud rate b/w sender & receiver
- Electrical noise
- Incorrect frame format setting

Overrun Error

new data arrives before the old data is read.

What happens

- overwriting of new data on the old data
- the old data is lost forever.

I²C

I²C or Inter integrated circuit is a synchronous, multimaster multi slave, serial communication protocol.

Why I²C?

- Communication b/w ~~2~~ chips.
- Uses only 2 wires regardless of the number
- Efficient for short ranged, low speed comm. on a PCB

Master - Slave Architecture

- Master : Initiates comm.
- Slave : responds to master's commands.
- Multi master possible
- slaves have unique

Two wire interface.

SDA	Serial Data	Carries Data
SCL	Serial clock	carries clock

Both lines are open drains.

Open drains: You need to just pull it down but need not pull high. It automatically goes high when not pulled low

I²C Speed Modes

Std.	100 kHz	}	Most sensors work in this range.
Fast	400 kHz		
Fast +	1 MHz		
High Speed	3.4 MHz		needs spl. hardware support.

SDA

CLK

Master pulls down SDA to initiate the comm.

SDA pull down "marks the start of address reading for the slave.

The slave starts to read next 7 address bits and 1 R/W bit when the clock signal is high.

Then the slave pulls down SDA sending the ACK signal.

Then the master releases the SDA.

Why not SCL always high?

- SCL tells when to read & write
- Syncs the timing b/w sender and receiver.
- Slave wouldn't know which bit to read when


Why I²C uses SCL?

- Allows precise bit timing.
- Supports multiple devices with different speeds.
- Ensures reliable and synchronised comm.

7bit vs 10bit

7bit

7 address bit + R/W bit



Very Common.

10bit

1st byte

Indicates 10bit mode + upper 2 bits + R/W
lower 8 bits of address

2nd byte

Actual data to read/write
uses ACK/NACK

Data

control

Data Frame Format-

- Start Condition
- Address + R/W bit
- ACK from Slave
- Data byte from master / Slave
- ACK from receiver
- NACK from receiver end to stop
- Stop Condition

TWI (Two wire Inter phase)

Registers

TWBR	TWI Bit Rate Register	Sets Clock frequency.
TWCR	TWI Control Register	Enable TWI, starts transmission enables ACK, etc.
TWSR	TWI Status Register.	Shows current state of TWI operation.
TWDH	TWI Data Register	Holds data to be sent or received.
TWAR	TWI Address register	Sets own slave address.

$$SCL \text{ freq.} = \frac{\text{CPU-freq}}{(16 + 2 \times TWR \times U^{\text{TWR}})}$$

TWPS = TWI Prescaler bit.

TWPS0 & TWPS1 are 2 bits in TWSR

<u>TWPS1</u>	<u>TWPS0</u>	<u>TWPS</u>	<u>TWSR</u>
0	0	0	128
0	1	1	4
1	0	2	16
1	1	3	64

TWBR is just an 8 bit value b/w 0-255
which directly affects the clock rate.

TWCR \rightarrow Two wire Control register.

- Enabling /disabling TWI
- Starting /stopping Comm.
- Acknowledging data
- Handling interrupts.

P.T.O

Structure of TWCR 8bit reg.

Bit	Name	Purpose.
7	TWINT	TWI Interrupt - set when an I ² C event is done.
6	TWENA	TWI Enable Acknowledge - send Ack after a byte is received.
5	TWSTA	TWI start condition - initiate start condition.
4	TWSTO	TWI stop condition - send a stop condition
3	TWWC	TWI write collision - set if write occurs while during an active write.
2	TWEN	TWI Enable - must be set to use TWI hardware.
1	reserved	intended to not exist. can be used for future uses.
0	TWI E	TWI Interrupt enable - For interrupt driven I ² C

TWSR = TWI Status Register.

has 8 type of bits → status code
 → prescaler bits

Structure of TWCR

Bits	Name	Purpose
7-2	TWS7-TWS3	Status code bits (5 bits)
2	Unused	Always reads 0
1	TWPS1	prescaler bit 1 } Used for SCL freq.
0	TWPS0	prescaler bit 0

Status bit (TWS7-TWS3)

These hold a status code that tells you what happened in I^C interface. Helps you track process.

It checks state of comm like whether:

- Start condition was sent
- An address was acknowledged
- Data was received
- A slave responded
- Something went wrong.

Common status codes:

0x08 - Start condition

0x10 - repeated start condition slave

0x18 - Slave + Write bit transmitted & Acknowledged

0x20 - Slave + R bit transmitted but NACK

0x28 - Databyte transmitted ACK received

0x38 - You tried reading data but other master took control

TWDR - Two I Data register

It is 8 bit register which can store 1 byte of data. no control or flag bits.

Sending data.

TWDR = 0x42; //loading the byte to send.

TWCR = (1 << TWINT) | (1 & << TWEN); //start transmission

while (! (TWCR & (1 << TWINT)));

Receiving data.

TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA)
//expecting ACK

while (! (TWCR & (1 & TWINT))); //wait until data is received.

unit8_t received = TWDR;

TWAR - Two wire Address register.

mainly 2 things → slave address
→ enable general call.

Structure of TWAR

Bit	Name	Purpose
7-1	TWA8-TWA0	7 bit slave address
0	TW_GCE	General call recognition Enable (0 = disable, 1 = enabled)

Single Master, Single Slave

- One master controls the bus
- One slave listens and responds
- ⊕ working
 - Master sends start → Address of slave → Data
 - slave responds with ACK → Receives/Sends data
 - Master sends stop when done.
- Simple and reliable
- minimal chance of address collision or bus conflict.

Single Master, Multiple Slave

- one master
- Multiple slave with unique addresses.
- widely used in real systems
- Only 2 wires needed regardless of number of slaves.
- Max. number of slaves is limited by address spaces & bus capacitance
- 7 bit addressing is most common → 127 devices (! reserved)

Working

- Master addresses only 1 slave at a time
- Each slave listens to the bus but responds only when address matches
- Slave does not transmit unless requested.

Multi Master Configuration

- more than one master can initiate communication.
- All devices share the same SDA & SCL lines.
- Bus Arbitration: If more than one masters are trying to send the data at the same time then this happens.

Consider the below table

Bit position	M1	M2	SDA	Outcome
1	1	1	1	both continue
2	0	0	0	both continue
3	1	0	0	M1 backs off.

M2 wins and M1 tries again later.

- Clock Synchronisation: Masters may stretch the clock to avoid timing issues.
- Rare in most embedded systems.
- Useful in system with redundant controller with multiple data source

Common I²C issues and their causes.

- No ACK from Slave

Symptom: After sending the slave address receive no ACK

Causes:

- wrong slave address
- Slave not powered or not initialized
- SDA/SCL Lines not pulled up properly. makes a very small bundle.
- Slave not connected properly.

→ Bus Hang (SDA or SCL stuck low)

Symptom: Comm. halts, Line remains low

Possible causes:

- A device held the line low
- No stop condition sent
- Noise during transfer
- Fault pull-up resistor.

→ Data corruption or misinterpretation.

Symptom: Received bytes are incorrect or out of order.

Possible cause:

- Mismatched clockspeed
- poor signal
- incorrect use of ACK, NACK

→ Slave not responding W/R

Possible cause:

- device requires specific register address before reading
- Not enough delay before comm. start.
- Wrong comm. mode

PC debuggers

- logic analyzer
- Oscilloscope
- Bus scanner software.

SPI

Serial Peripheral Interface

- fast and full duplex comm. ~~loop~~ protocol.
- 1 master and 1 or more Slave

Features

speed	very fast
full duplex	Data is sent and received simultaneously
Simple hardware	easy to implement with shift register.
No addressing	Slave is selected using separate lines
point to point	Best for few devices over short distances

4 wire interface.

MOSI	Master Out Slave In	$M \rightarrow S$	Data from $M \rightarrow S$
MISO	Master in Slave Out	$S \rightarrow M$	Data to $S \rightarrow M$
SCK	Serial Clock	$M \rightarrow S$	clock generated by master
SS	slave select	$M \rightarrow S$	Used to select which slave is active

C POL - clock polarity

C PHA - clock phase

4 mode - 0, 1, 2, 3

mode	CPOL	CPHA	Clock idle	Data capture On
0	0	0	Low	Rising edge
1	0	1	Low	Falling edge
2	1	0	High	Falling edge
3	1	1	High	Rising edge

CPOL = 0 Clock Low when idle

CPOL = 1 " high " "

CPHA = 0 Data sample on first edge

CPHA = 1 " " " second "

Why modes?

→ master must agree on SPI mode.

→ If they mismatch data gets corrupted



SPI Data frame size

→ Most common : 1 byte (8 bits) per transfer.

8 bits

Default for most SPI comm.

16 bits

Higher resolution sensor, DACs, ADCs

24 bits

Some digital audio codecs

32 bits

Custom protocols, wide data words

You can send either MSB first or LSB first.

Multiple Slaves: CS Lines or Daisy Chaining

CS Lines

- each slave has its own CS lines
- Master sets 1 CS low to speak to that particular slave.
- very common
- easy to control multiple slaves.
- no dependency b/w slaves
- needs more GPIOs

Daisy Chaining

- one CS line for ^{all} ~~each~~ slave
- Data moves through each slaves like a shift register
- Used in ~~def~~ devices like Shift register of DACs
- fewer CS lines
- neat & tidy
- slaves
- More complex software logic

SPI has 3 key Registers

SPCR - SPI Control register

SPSR - SPI Status register

SPDR - SPI Data register.

SPCR

Bit	Name	function
7	SPIE	SPI Interrupt enable
6	SPE	SPI Enable
5	DOOR	Data Order
4	MSTR	Master / Slave select
3	CPO	clock polarity
2	CPHA	clock phase
1,0	SPR 1:0	SPI clock rate (Prescaler)

SPSR

Bit	Name	Description
7	SPIF	SPI interrupt flag
6	WCOL	write collision flag
5-1	reserved	not in use
0	SPI 2X	Double SPI speed bit

SPDR

Write to SPDR to start transmission
 Read from SPDR to get received data

Clock frequency setting

$$\text{SPI clock freq} = \frac{\text{System F_CPU}}{\text{prescaler}}$$

SPI2X	SPR1	SPR0	SPI Clock
0	0	0	4
0	0	1	816
0	1	0	64
0	1	1	128
1	0	0	2
1	0	1	8
1	1	0	32
1	1	1	64

Debugging


- Logic Analyzer
- Oscilloscope
- Using flags.



Code

Start Simulation

Send To



Text

```
1 #include <Wire.h>
2
3 void setup() {
4   Wire.begin();
5   Serial.begin(9600);
6 }
7
8 void loop() {
9   Wire.requestFrom(8, 1);
10
11   while (Wire.available()) {
12     int receivedData = Wire.read();
13     Serial.print("Received Data: ");
14     Serial.println(receivedData);
15   }
16
17   delay(500);
18 }
```

Serial Monitor


Received Data: 255
Received Data: 255
Received Data: 255
Received Data: 122
Received Data: 122
Received Data: 168
Received Data: 179

1 (Arduino Uno R3)

Send

Clear





Text



1 (Arduino Uno R3)

```
1 void setup() {  
2     Serial.begin(9600);  
3 }  
4  
5 void loop() {  
6     int sensorValue = analogRead(A0);  
7     Serial.print("Sensor Value: ");  
8     Serial.println(sensorValue);  
9     delay(500);  
10 }  
11
```

Serial Monitor

```
Sensor Value: 225  
Sensor Value: 491  
Sensor Value: 921  
Sensor Value: 1023  
Sensor Value: 1023  
Sensor Value: 1023  
Sensor Value: 1023
```