Homework 6


Brandon Hosley Mike Davis

#### Homework 6


## Problem 1

Draw the Design Table, the K-maps and the circuit for:

a. Construct an SR flip-flop from a D flip-flop




 ${f b.}$  Construct a T flip-flop from a JK flip-flop



Problem 2

SEQUENTIAL FLIP-FLOP Brandon Hosley | November 13, 2018



A(t)	B(t)	$X_1(t)$	$X_2(t)$	Z(t)	JA(t)	KA(t)	JB(t)	KB(t)	A(t+1)	B(t+1)
0	0	0	0	0	0	0	0	1	0	0
0	0	0	1	1	1	0	0	1	1	0
0	0	1	0	1	0	1	0	1	0	0
0	0	1	1	1	1	1	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	0	1	0	1	0	0	1	1	0
0	1	1	0	1	0	0	0	1	0	0
0	1	1	1	1	1	0	0	0	1	1
1	0	0	0	0	0	0	0	1	1	0
1	0	0	1	1	1	0	0	1	1	0
1	0	1	0	0	0	1	0	1	0	0
1	0	1	1	1	1	1	1	0	0	1
1	1	0	0	0	0	0	0	1	1	0
1	1	0	1	0	1	0	0	1	1	0
1	1	1	0	0	0	0	0	1	1	0
1	1	1	1	0	1	0	1	0	1	1

HW6

# Problem 3

Textbook page 593, #16 (d) Show the Truth Table, the K-maps (There will be two – one for each Flip-Flop) and then finally draw the circuit.

		A(t	) I	B(t)	$X_1$	$X_2$	A(t	t + 1	) ]	B(t +	. 1)	
		0	/	0	0	0		0	/	0		
		0		0	0	1		0		1		
		0		0	1	0		1		1		
		0		0	1	1		0		0		
		0		1	0	0		0		1		
		0		1	0	1		1		0		
		0		1	1	0		0		0		
		0		1	1	1		0		1		
		1		0	0	0		1		0		
		1 1		0	0	1		1		1 1		
		1		0	1 1	0 1		0 1		0		
		1		U	1	1		1		U		
		1		1	0	0		1		1		
		1		1	0	1		0		0		
		1		1	1	0		1		0		
		1		1	1	1		1		1		
		ļ	У	$\zeta_1$	1		<b>-</b> /				X	1
A(t+1)	ı	$X_2$			ı		B(t+1)		X	-2	' I	
	0	1	X	1					0	1	X	1
T	0	1	X	1	_			T	1	0	X	0
$\top$ B	1	0	X	0	_			- B	1	0	X	0
$A \qquad \perp$	1	0	X	0	_		A		0	1	X	1
L					]			L				
	TV	/O-T F	-LIP-	FLOP	COUN	ITER	Brandon	Hosley	Nov	ember 14,	2018	
	XI Q											
	X2											

#### Problem 4

A sequential circuit has three state registers (or flip-flops) and 3 inputs

(a) How many states does it have?

 $2^3 = 8$  Possible Flip-Flop states;

(b) How many transitions from each state does it have?

 $2^3 = 8$  Possible switch states;

(c) How many total transitions does it have?


 $8 \times 8 = 64$ 

Number of Switch States  $\times$  Number of Flip-Flop States.

#### Problem 5

Textbook page 594, #21(a)


## (a) Draw the Full Address decoding - Similar to Fig 11.48.



(b) Include a table similar to Fig 11.47.

Device	64 x 8 PROM	32 x 8 RAM	4-Port I/O	4-Port I/O
Minimum Address	00 0000 0000	00 0100 0000	00 0110 0000	00 0110 0100
Maximum Address	00 0011 1111	00 0101 1111	00 0110 0011	00 0110 0111
General Address	00~00xx~xxxx	00~010x~xxxx	$00\ 0110\ 00xx$	$00\ 0110\ 01xx$

(c) Draw a Memory Map like in Fig 11.50 and show which addresses each chip is enabled .



(d) Can you add additional chips on this bus? Explain.

Yes, this bus has plenty of seating left. This chipset arrangement would be able to fit into an 7-bit addressed bus, this 10-bit has 8-times the capacity currently used. 920 addresses remain available.

# References

Warford, J. (2009). Computer systems (4th ed.). Jones and Bartlett.