

Final Project

Brandon Howell
Mauro Alvizo

Group name: MB
Class: CS 3339 - Computer Architecture

April 22, 2024

1 Introduction

For the final step of the project, we combined all of the ALU functions developed during steps 1 and 2 into one control circuit. It processes inputs by taking two 4-bit inputs and a 3-bit opcode and selects the appropriate ALU module through a multiplexer based on the provided opcode. We then conducted circuit tests and generated simulation waveforms to ensure our circuit performs as expected.

2 Verilog Code and Test Benches

2.1 Verilog Code

- Binary logic functions: The following modules include the Or, And, and Xor gates

```
1      // 4-bit OR gate
2      module Or(
3          input [3:0] A,
4          input [3:0] B,
5          output [3:0] Y
6      );
7      assign Y = A | B;
8      endmodule;
9
10     // 4-bit AND gate
11     module And(
12         input [3:0] A,
13         input [3:0] B,
14         output [3:0] Y
15     );
16     assign Y = A & B;
17     endmodule
18
19     // 4-bit XOR gate
20     module Xor(
21         input [3:0] A,
```

```

22         input [3:0] B,
23         output [3:0] Y
24     );
25     assign Y = A ^ B;
26 endmodule

```

-
- ALU arithmetic operations: The following modules include the addition, subtraction, multiplication and division operations.
-

```

1     // 4-bit Adder with carry-in and carry-out
2     module Adder(
3         input [3:0] A,
4         input [3:0] B,
5         input Cin,
6         output [3:0] Sum,
7         output Cout
8     );
9         wire [4:0] full_sum;
10        assign full_sum = A + B + Cin;
11        assign Sum = full_sum[3:0];
12        assign Cout = full_sum[4];
13    endmodule
14
15    // 4-bit Subtractor with Borrow-in and Borrow-out
16    module Subtractor(
17        input [3:0] A,
18        input [3:0] B,
19        output [3:0] Diff,
20        output Borrow
21    );
22        assign Diff = A - B;
23        assign Borrow = A < B;
24    endmodule
25
26    // 4-bit Multiplier
27    module Multiplier(
28        input [3:0] A,
29        input [3:0] B,
30        output [7:0] Product
31    );
32        assign Product = A * B;
33    endmodule
34
35
36    // 4-bit Divider
37    module Divider(
38        input enable,
39        input [3:0] A,
40        input [3:0] B,
41        output reg [3:0] Quotient,

```

```

42         output reg [3:0] Remainder
43     );
44     always @* begin
45         if (enable && B != 0) begin
46             Quotient = A / B;
47             Remainder = A % B;
48         end else begin
49             Quotient = 0;
50             Remainder = 0;
51         end
52     end
53 endmodule

```

- Shifter module: The following module implements bitwise left and right shifts on a 4-bit input based on control signals.

```

1 // Module for a 4-bit shifter
2 module Shifter(
3     input wire [3:0] A,
4     input wire [3:0] B,
5     output reg [3:0] Y
6 );
7     integer i;
8     reg [3:0] temp;
9     wire shift_dir;
10    wire fill_bit = 0;
11
12    assign shift_dir = B[3];
13
14    always @* begin
15        temp = A;
16        for (i = 0; i < B[2:0]; i = i + 1) begin
17            if (shift_dir)
18                temp = {temp[2:0], fill_bit};
19            else
20                temp = {fill_bit, temp[3:1]};
21        end
22        Y = temp;
23    end
24 endmodule

```

- ALU module: The following module contains the circuits for arithmetic and logical operations, outputting results based on inputs A, B, and opcode.

```

1 module ALU(
2     input [3:0] A,
3     input [3:0] B,
4     input [2:0] opcode,
5     output reg [3:0] result,
6     output reg [3:0] remainder,

```

```

7         output zeroFlag,
8         output overflowFlag
9     );
10    wire [3:0] add_result, sub_result, and_result, or_result,
        xor_result, shifter_y, div_result, div_remainder;
11    wire [7:0] mul_result;
12    wire add_cout, sub_borrow;
13    wire enable_adder, enable_subtractor, enable_multiplier,
        enable_and, enable_or, enable_xor, enable_shifter,
        enable_divider;

14
15    ALU_Control control(
16        .opcode(opcode),
17        .enable_adder(enable_adder),
18        .enable_subtractor(enable_subtractor),
19        .enable_multiplier(enable_multiplier),
20        .enable_divider(enable_divider),
21        .enable_and(enable_and),
22        .enable_or(enable_or),
23        .enable_xor(enable_xor),
24        .enable_shifter(enable_shifter)
25    );
26
27    Adder add(.A(A), .B(B), .Cin(1'b0), .Sum(add_result),
        .Cout(add_cout));
28    Subtractor sub(.A(A), .B(B), .Diff(sub_result),
        .Borrow(sub_borrow));
29    Multiplier mult(.A(A), .B(B), .Product(mul_result));
30    Divider div(.enable(enable_divider), .A(A), .B(B),
        .Quotient(div_result), .Remainder(div_remainder));
31    And and_gate(.A(A), .B(B), .Y(and_result));
32    Or or_gate(.A(A), .B(B), .Y(or_result));
33    Xor xor_gate(.A(A), .B(B), .Y(xor_result));
34    Shifter shifter(.A(A), .B(B), .Y(shifter_y));
35
36    always @(*) begin
37        case (opcode)
38            3'b000: result = enable_adder ? add_result :
39                    4'b0000;
40            3'b001: result = enable_subtractor ? sub_result :
41                    4'b0000;
42            3'b010: result = enable_multiplier ?
43                    mul_result[3:0] : 4'b0000;
44            3'b100: result = enable_and ? and_result : 4'b0000;
45            3'b101: result = enable_or ? or_result : 4'b0000;
46            3'b110: result = enable_xor ? xor_result : 4'b0000;
47            3'b011: result = enable_shifter ? shifter_y :
48                    4'b0000;
49            3'b111: begin
50                result = enable_divider ? div_result : 4'b0000;
51            end
52        endcase
53    end

```

```

47             remainder = enable_divider? div_remainder:
48                 4'b0000;
49         end
50         default: begin
51             result = 4'b0000;
52             remainder = 4'b0000;
53         end
54     endcase
55 end
56
57     assign zeroFlag = (result == 4'b0000);
58     assign overflowFlag = (opcode == 3'b000 && add_cout) ||
59         (opcode == 3'b001 && sub_borrow);
60
61 endmodule

```

- ALU control module: The following module decodes the opcode to activate the specific operation within the ALU.
-

```

1     // Control module for the ALU
2     module ALU_Control(
3         input wire [2:0] opcode,
4         output wire enable_adder,
5         output wire enable_subtractor,
6         output wire enable_multiplier,
7         output wire enable_divider,
8         output wire enable_and,
9         output wire enable_or,
10        output wire enable_xor,
11        output wire enable_shifter
12    );
13
14        assign enable_adder = (opcode == 3'b000);
15        assign enable_subtractor = (opcode == 3'b001);
16        assign enable_multiplier = (opcode == 3'b010);
17        assign enable_divider = (opcode == 3'b111);
18        assign enable_and = (opcode == 3'b100);
19        assign enable_or = (opcode == 3'b101);
20        assign enable_xor = (opcode == 3'b110);
21        assign enable_shifter = (opcode == 3'b011);
22
23    endmodule

```

2.2 Test Benches

In order to maintain brevity and clear visualizations for our test benches later in the report, we separated our modules into 3 test benches: arithmetic operations, binary logic functions, and the shifter function.

– ALU Arithmetic Operations Test Bench

```

1      `timescale 1ns / 1ps
2
3      module operations_testbench;
4
5          reg [3:0] A, B;
6          reg [2:0] opcode;
7          wire [3:0] result;
8          wire [3:0] remainder;
9          wire zeroFlag, overflowFlag;
10
11         // Instantiate the ALU
12         ALU alu (
13             .A(A),
14             .B(B),
15             .opcode(opcode),
16             .result(result),
17             .remainder(remainder),
18             .zeroFlag(zeroFlag),
19             .overflowFlag(overflowFlag)
20         );
21
22         initial begin
23             $dumpfile("operations_testbench.vcd");
24             $dumpvars(0, operations_testbench);
25             A = 0; B = 0; opcode = 3'bxxx;
26             // Addition
27             A = 4'b1001; B = 4'b0110; opcode = 3'b000; #10;
28             A = 4'b1010; B = 4'b0011; opcode = 3'b000; #10;
29             A = 4'b0011; B = 4'b0010; opcode = 3'b000; #10;
30             A = 4'b1000; B = 4'b0010; opcode = 3'b000; #10;
31
32             // Subtraction
33             A = 4'b1001; B = 4'b0110; opcode = 3'b001; #10;
34             A = 4'b1010; B = 4'b0011; opcode = 3'b001; #10;
35             A = 4'b0011; B = 4'b0010; opcode = 3'b001; #10;
36             A = 4'b1000; B = 4'b0010; opcode = 3'b001; #10;
37
38
39             // Multiplication
40             A = 4'b1001; B = 4'b0110; opcode = 3'b010; #10;
41             A = 4'b1010; B = 4'b0011; opcode = 3'b010; #10;
42             A = 4'b0011; B = 4'b0010; opcode = 3'b010; #10;
43             A = 4'b1000; B = 4'b0010; opcode = 3'b010; #10;
44
45             // Division
46             A = 4'b1001; B = 4'b0110; opcode = 3'b111; #10;
47             A = 4'b1010; B = 4'b0011; opcode = 3'b111; #10;
48             A = 4'b0011; B = 4'b0010; opcode = 3'b111; #10;

```

```

49             A = 4'b1000; B = 4'b0010; opcode = 3'b111; #10;
50
51             $finish;
52         end
53     endmodule

```

– Binary Logic Function Test Bench

```

1         `timescale 1ns / 1ps
2
3     module binary_testbench;
4         reg [3:0] A, B;
5         reg [2:0] opcode;
6         wire [3:0] result;
7         wire zeroFlag, overflowFlag;
8
9         ALU alu (
10             .A(A),
11             .B(B),
12             .opcode(opcode),
13             .result(result),
14             .zeroFlag(zeroFlag),
15             .overflowFlag(overflowFlag)
16         );
17
18         initial begin
19             $dumpfile("binary_testbench.vcd");
20             $dumpvars(0, binary_testbench);
21
22             // AND
23             A = 4'b1101; B = 4'b0011; opcode = 3'b100; #10;
24             A = 4'b0011; B = 4'b0101; opcode = 3'b100; #10;
25             A = 4'b1101; B = 4'b1101; opcode = 3'b100; #10;
26
27             // OR
28             A = 4'b1101; B = 4'b0011; opcode = 3'b101; #10;
29             A = 4'b0011; B = 4'b0101; opcode = 3'b101; #10;
30             A = 4'b1101; B = 4'b1101; opcode = 3'b101; #10;
31
32             // XOR
33             A = 4'b1101; B = 4'b0011; opcode = 3'b110; #10;
34             A = 4'b0011; B = 4'b0101; opcode = 3'b110; #10;
35             A = 4'b1101; B = 4'b1101; opcode = 3'b110; #10;
36
37             $finish;
38         end
39     endmodule

```

– Shift Function Test Bench

```

1      `timescale 1ns / 1ps
2
3      module shifter_testbench;
4          reg [3:0] A, B;
5          reg [2:0] opcode;
6          wire [3:0] result;
7          wire zeroFlag, overflowFlag;
8
9          ALU alu (
10             .A(A),
11             .B(B),
12             .opcode(opcode),
13             .result(result),
14             .zeroFlag(zeroFlag),
15             .overflowFlag(overflowFlag)
16         );
17
18         initial begin
19             $dumpfile("shifter_testbench.vcd");
20             $dumpvars(0, shifter_testbench);
21
22             // Test 1: Left shift A=4'b1010 by 1
23             A = 4'b1010; B = 4'b1001; opcode = 3'b011; #10;
24
25             // Test 2: Right shift A=4'b1010 by 2 (B=4'b0010)
26             A = 4'b1010; B = 4'b0010; opcode = 3'b011; #10;
27
28             // Test 3: Left shift A=4'b1101 by 3 (B=4'b1111)
29             A = 4'b1101; B = 4'b1111; opcode = 3'b011; #10;
30
31             // Test 4: Right shift A=4'b1001 by 1 (B=4'b0001)
32             A = 4'b1001; B = 4'b0001; opcode = 3'b011; #10;
33
34             $finish;
35         end
36     endmodule

```

3 Results and Explanation

3.1 ALU Arithmetic Operations




Fig. 1: Addition Waveform




Fig. 2: Subtraction Waveform




Fig. 3: Multiplication Waveform: due to the 4-bit output register in the ALU, only the least significant 4 bits of the 8-bit product are presented as the output, truncating the higher bits.




Fig. 4: Division Waveform

3.2 Binary Logic Functions

The result is a 4-bit value where each bit is the logical AND of the corresponding bits in the operands, outputting '1' only where both bits are '1'.




Fig. 5: And Gate: outputs only common set bits.

The result is a 4-bit value where each bit is the logical OR of the corresponding bits in the operands, set to '1' if either or both corresponding input bits are '1'.




Fig. 6: Or Gate: merges set bits from either input

The result is a 4-bit value where each bit is the logical XOR of the corresponding bits in the operands, set to '1' only if the input bits from A and B differ.




Fig. 7: Xor Gate: outputs '1' for differing bits from input

3.3 Shift Function

The shifter uses $B[3]$ to determine the shift direction and $B[2:0]$ to determine the number of positions A is shifted, modifying A's bit pattern based on B's bit pattern.




Fig. 8: Shifter Waveform

4 Conclusion

In summary, we finished a control circuit that handles binary, arithmetic, and shift functions depending on our testbench values. We then used GTKWaves to visually represent our results and how our control unit worked in real time. Overall we learned how the inner workings of a processor uses basic functions such as ADD, SUB, XOR etc. to create more complex algorithms and what those inner workings would look like in real time.