Final Project

Brandon Howell Mauro Alvizo

April 22, 2024

1 Introduction

For the final step of the project, we combined all of the ALU functions developed during steps 1 and 2 into one control circuit. It processes inputs by taking two 4-bit inputs and a 3-bit opcode and selects the appropriate ALU module through a multiplexer based on the provided opcode. We then conducted circuit tests and generated simulation waveforms to ensure our circuit performs as expected.

2 Verilog Code and Test Benches

2.1 Verilog Code

Binary logic functions: The following modules include the Or, And, and Xor gates

```
// 4-bit OR gate
           module Or(
2
               input [3:0] A,
3
               input [3:0] B,
               output [3:0] Y
           );
6
           assign Y = A | B;
           endmodule;
           // 4-bit AND gate
10
           module And(
               input [3:0] A,
12
               input [3:0] B,
13
               output [3:0] Y
14
           );
15
           assign Y = A & B;
16
           endmodule
           // 4-bit XOR gate
19
           module Xor(
20
               input [3:0] A,
21
```

```
22 input [3:0] B,
23 output [3:0] Y
24 );
25 assign Y = A ^ B;
26 endmodule
```

 ALU arithmetic operations: The following modules include the addition, subtraction, multiplication and division operations.

```
// 4-bit Adder with carry-in and carry-out
           module Adder(
2
               input [3:0] A,
3
               input [3:0] B,
               input Cin,
               output [3:0] Sum,
               output Cout
           );
               wire [4:0] full_sum;
               assign full_sum = A + B + Cin;
10
               assign Sum = full_sum[3:0];
               assign Cout = full_sum[4];
           endmodule
13
14
           // 4-bit Subtractor with Borrow-in and Borrow-out
15
               module Subtractor(
16
               input [3:0] A,
17
               input [3:0] B,
               output [3:0] Diff,
19
               output Borrow
20
           );
21
               assign Diff = A - B;
22
               assign Borrow = A < B;</pre>
23
           endmodule
24
           // 4-bit Multiplier
26
           module Multiplier(
27
               input [3:0] A,
28
               input [3:0] B,
29
               output [7:0] Product
30
           );
               assign Product = A * B;
32
33
           endmodule
34
35
           // 4-bit Divider
36
           module Divider(
               input enable,
               input [3:0] A,
               input [3:0] B,
40
               output reg [3:0] Quotient,
41
```

```
output reg [3:0] Remainder
42
           );
43
               always @* begin
44
                   if (enable && B != 0) begin
45
                       Quotient = A / B;
46
                       Remainder = A % B;
47
                   end else begin
                       Quotient = 0;
49
                       Remainder = 0;
50
51
               end
52
           endmodule
53
```

 Shifter module: The following module implements bitwise left and right shifts on a 4-bit input based on control signals.

```
// Module for a 4-bit shifter
1
           module Shifter(
2
               input wire [3:0] A,
3
               input wire [3:0] B,
               output reg [3:0] Y
6
               integer i;
               reg [3:0] temp;
               wire shift_dir;
9
               wire fill_bit = 0;
10
               assign shift_dir = B[3];
12
13
               always @* begin
14
                   temp = A;
15
                   for (i = 0; i < B[2:0]; i = i + 1) begin
16
                       if (shift_dir)
                           temp = {temp[2:0], fill_bit};
18
19
                           temp = {fill_bit, temp[3:1]};
20
                   end
21
                   Y = temp;
22
               end
23
           endmodule
24
```

 ALU module: The following module contains the circuits for arithmetic and logical operations, outputting results based on inputs A, B, and opcode.

```
module ALU(
input [3:0] A,
input [3:0] B,
input [2:0] opcode,
output reg [3:0] result,
output reg [3:0] remainder,
```

4

```
output zeroFlag,
              output overflowFlag
          );
              wire [3:0] add_result, sub_result, and_result, or_result,
10
                   xor_result, shifter_y, div_result, div_remainder;
              wire [7:0] mul_result;
11
              wire add_cout, sub_borrow;
              wire enable_adder, enable_subtractor, enable_multiplier,
13
                   enable_and, enable_or, enable_xor, enable_shifter,
                   enable_divider;
14
              ALU_Control control(
15
                  .opcode(opcode),
16
                   .enable_adder(enable_adder),
                   .enable_subtractor(enable_subtractor),
18
                   .enable_multiplier(enable_multiplier),
19
                   .enable_divider(enable_divider),
20
                   .enable_and(enable_and),
21
                   .enable_or(enable_or),
22
                   .enable_xor(enable_xor),
                   .enable_shifter(enable_shifter)
              );
26
              Adder add(.A(A), .B(B), .Cin(1'b0), .Sum(add_result),
27
                   .Cout(add_cout));
              Subtractor sub(.A(A), .B(B), .Diff(sub_result),
28
                   .Borrow(sub_borrow));
              Multiplier mult(.A(A), .B(B), .Product(mul_result));
              Divider div(.enable(enable_divider), .A(A), .B(B),
30
                   .Quotient(div_result), .Remainder(div_remainder));
              And and_gate(.A(A), .B(B), .Y(and_result));
31
              Or or_gate(.A(A), .B(B), .Y(or_result));
32
              Xor xor_gate(.A(A), .B(B), .Y(xor_result));
              Shifter shifter(.A(A), .B(B), .Y(shifter_y));
              always @(*) begin
36
                  case (opcode)
37
                      3'b000: result = enable_adder ? add_result :
38
                          4'b0000;
                      3'b001: result = enable_subtractor ? sub_result :
39
                          4'b0000;
                      3'b010: result = enable_multiplier ?
40
                          mul_result[3:0] :4'b0000;
                      3'b100: result = enable_and ? and_result :4'b0000;
41
                      3'b101: result = enable_or ? or_result :4'b0000;
42
                      3'b110: result = enable_xor ? xor_result :4'b0000;
                      3'b011: result = enable_shifter ? shifter_y :
                           4'b0000;
                      3'b111: begin
45
                          result = enable_divider ? div_result: 4'b0000;
46
```

```
remainder = enable_divider? div_remainder:
47
                               4'b0000;
48
                       default: begin
49
                          result = 4'b0000;
50
                          remainder = 4'b0000;
                       end
                   endcase
               end
54
55
               assign zeroFlag = (result == 4'b0000);
56
               assign overflowFlag = (opcode == 3'b000 && add_cout) ||
57
                    (opcode == 3'b001 && sub_borrow);
           endmodule
59
```

- ALU control module: The following module decodes the opcode to activate the specific operation within the ALU.

```
// Control module for the ALU
           module ALU_Control(
2
               input wire [2:0] opcode,
               output wire enable_adder,
               output wire enable_subtractor,
               output wire enable_multiplier,
6
               output wire enable_divider,
               output wire enable_and,
               output wire enable_or,
               output wire enable_xor,
               output wire enable_shifter
11
           );
12
13
               assign enable_adder = (opcode == 3'b000);
14
               assign enable_subtractor = (opcode == 3'b001);
               assign enable_multiplier = (opcode == 3'b010);
               assign enable_divider = (opcode == 3'b111);
17
               assign enable_and = (opcode == 3'b100);
18
               assign enable_or = (opcode == 3'b101);
19
               assign enable_xor = (opcode == 3'b110);
20
               assign enable_shifter = (opcode == 3'b011);
21
22
           endmodule
```

2.2 Test Benches

In order to maintain brevity and clear visualizations for our test benches later in the report, we separated our modules into 3 test benches: arithmetic operations, binary logic functions, and the shifter function.

- ALU Arithmetic Operations Test Bench

```
'timescale 1ns / 1ps
2
           module operations_testbench;
3
              reg [3:0] A, B;
              reg [2:0] opcode;
               wire [3:0] result;
              wire [3:0] remainder;
              wire zeroFlag, overflowFlag;
10
               // Instantiate the ALU
11
              ALU alu (
                  .A(A),
13
                  .B(B),
14
                   .opcode(opcode),
15
                   .result(result),
16
                   .remainder(remainder),
17
                   .zeroFlag(zeroFlag),
                   .overflowFlag(overflowFlag)
              );
20
21
              initial begin
22
                  $dumpfile("operations_testbench.vcd");
23
                  $dumpvars(0, operations_testbench);
24
                  A = 0; B = 0; opcode = 3'bxxx;
                  // Addition
26
                  A = 4'b1001; B = 4'b0110; opcode = 3'b000; #10;
27
                  A = 4'b1010; B = 4'b0011; opcode = 3'b000; #10;
28
                  A = 4'b0011; B = 4'b0010; opcode = 3'b000; #10;
29
                  A = 4'b1000; B = 4'b0010; opcode = 3'b000; #10;
30
                  // Subtraction
                  A = 4'b1001; B = 4'b0110; opcode = 3'b001; #10;
33
                  A = 4'b1010; B = 4'b0011; opcode = 3'b001; #10;
34
                  A = 4'b0011; B = 4'b0010; opcode = 3'b001; #10;
35
                  A = 4'b1000; B = 4'b0010; opcode = 3'b001; #10;
36
37
                  // Multiplication
39
                  A = 4'b1001; B = 4'b0110; opcode = 3'b010; #10;
40
                  A = 4'b1010; B = 4'b0011; opcode = 3'b010; #10;
41
                  A = 4'b0011; B = 4'b0010; opcode = 3'b010; #10;
42
                  A = 4'b1000; B = 4'b0010; opcode = 3'b010; #10;
43
                  // Division
                  A = 4'b1001; B = 4'b0110; opcode = 3'b111; #10;
46
                  A = 4'b1010; B = 4'b0011; opcode = 3'b111; #10;
47
                  A = 4'b0011; B = 4'b0010; opcode = 3'b111; #10;
48
```

```
A = 4'b1000; B = 4'b0010; opcode = 3'b111; #10;
49
50
                  $finish;
51
               end
52
           endmodule
53
   Binary Logic Function Test Bench
          'timescale 1ns / 1ps
2
           module binary_testbench;
3
               reg [3:0] A, B;
               reg[2:0] opcode;
               wire [3:0] result;
6
               wire zeroFlag, overflowFlag;
               ALU alu (
                   .A(A),
10
                   .B(B),
11
                   .opcode(opcode),
12
                   .result(result),
13
                   .zeroFlag(zeroFlag),
14
                   .overflowFlag(overflowFlag)
15
               );
17
               initial begin
18
                  $dumpfile("binary_testbench.vcd");
19
                  $dumpvars(0, binary_testbench);
20
21
22
                  A = 4'b1101; B = 4'b0011; opcode = 3'b100; #10;
23
                  A = 4'b0011; B = 4'b0101; opcode = 3'b100; #10;
                  A = 4'b1101; B = 4'b1101; opcode = 3'b100; #10;
25
26
                  // OR
27
                  A = 4'b1101; B = 4'b0011; opcode = 3'b101; #10;
28
                  A = 4'b0011; B = 4'b0101; opcode = 3'b101; #10;
29
                  A = 4'b1101; B = 4'b1101; opcode = 3'b101; #10;
31
32
                  A = 4'b1101; B = 4'b0011; opcode = 3'b110; #10;
33
                  A = 4'b0011; B = 4'b0101; opcode = 3'b110; #10;
34
                  A = 4'b1101; B = 4'b1101; opcode = 3'b110; #10;
35
36
                  $finish;
               end
           endmodule
39
```

- Shift Function Test Bench

```
'timescale 1ns / 1ps
           module shifter_testbench;
              reg [3:0] A, B;
              reg [2:0] opcode;
              wire [3:0] result;
              wire zeroFlag, overflowFlag;
              ALU alu (
                   .A(A),
10
                  .B(B),
11
                  .opcode(opcode),
12
                   .result(result),
13
                   .zeroFlag(zeroFlag),
                   .overflowFlag(overflowFlag)
15
              );
16
17
              initial begin
18
                  $dumpfile("shifter_testbench.vcd");
19
                  $dumpvars(0, shifter_testbench);
                  // Test 1: Left shift A=4'b1010 by 1
22
                  A = 4'b1010; B = 4'b1001; opcode = 3'b011; #10;
23
24
                  // Test 2: Right shift A=4'b1010 by 2 (B=4'b0010)
25
                  A = 4'b1010; B = 4'b0010; opcode = 3'b011; #10;
26
27
                  // Test 3: Left shift A=4'b1101 by 3 (B=4'b1111)
                  A = 4'b1101; B = 4'b1111; opcode = 3'b011; #10;
29
30
                  // Test 4: Right shift A=4'b1001 by 1 (B=4'b0001)
31
                  A = 4'b1001; B = 4'b0001; opcode = 3'b011; #10;
32
                  $finish;
               end
35
           endmodule
```

3 Results and Explanation

3.1 ALU Arithmetic Operations



Fig. 1: Addition Waveform




Fig. 2: Subtraction Waveform

Signals	Waves			
Time	10	ns 20	ns 30	ns 40 ns
A[3:0] =9	9	A	3	8
B[3:0] =6	6	3	2	
opcode[2:0] =010	010			
overflowFlag=0				
result[3:0] =6	6	E	€	0

Fig. 3: Multiplication Waveform: due to the 4-bit output register in the ALU, only the least significant 4 bits of the 8-bit product are presented as the output, truncating the higher bits.




Fig. 4: Division Waveform

3.2 Binary Logic Functions

The result is a 4-bit value where each bit is the logical AND of the corresponding bits in the operands, outputting '1' only where both bits are '1'.




Fig. 5: And Gate: outputs only common set bits.

The result is a 4-bit value where each bit is the logical OR of the corresponding bits in the operands, set to '1' if either or both corresponding input bits are '1'.

Signals	- Waves
Time) 10 ns 20 ns 30 ns
A[3:0] =D	D 3 D
B[3:0] =3	3 5 D
opcode[2:0] =101	101
result[3:0] =F	F 7 D

Fig. 6: Or Gate: merges set bits from either input

The result is a 4-bit value where each bit is the logical XOR of the corresponding bits in the operands, set to '1' only if the input bits from A and B differ.

-Signals	Waves		
Time) 10	ns 20	ns 30 n
A[3:0] =D	D	3	D
B[3:0] =3	3	5	D
opcode[2:0] =110	110		
result[3:0] =E	E	ε	О

Fig. 7: Xor Gate: outputs '1' for differing bits from input

3.3 Shift Function

The shifter uses B[3] to determine the shift direction and B[2:0] to determine the number of positions A is shifted, modifying A's bit pattern based on B's bit pattern.




Fig. 8: Shifter Waveform

4 Conclusion

In summary, we finished a control circuit that handles binary, arithmetic, and shift functions depending on our testbench values. We then used GTKWaves to visually represent our results and how our control unit worked in real time. Overall we learned how the inner workings of a processor uses basic functions such as ADD, SUB, XOR etc. to create more complex algorithms and what those inner workings would look like in real time.