{"payload":{"header_redesign_enabled":false,"results":[{"id":"21617805","archived":false,"color":"#DAE1C2","followers":31,"has_funding_file":false,"hl_name":"bhunt2/DDR4Sim","hl_trunc_description":"DDR4 Simulation Project in System Verilog","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":21617805,"name":"DDR4Sim","owner_id":5649493,"owner_login":"bhunt2","updated_at":"2014-08-18T13:58:56.625Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":53,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Abhunt2%252FDDR4Sim%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/bhunt2/DDR4Sim/star":{"post":"SJE-7E8rqtyNsjHH-rT6E-T1fZCH853wEHkbmFeeq4A_bHGwMEdZfk2h_v0l9SHWHZmMUZkJWwwTUSbkRaan2w"},"/bhunt2/DDR4Sim/unstar":{"post":"tMX0XZWt63lwE0ribLAwVVQpxrtEnS8nqHNBPMw2xo1pcOwb6vDvn-r9CD5IAGyyPW1LB3BD-KQaTHPF1WkqgA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"spOfs3uucMiwW-uiP-rLV7OZOmLY7_ZKiMNp6GBdeneki2jrnu0ckGiS8Q9oinmfPNwXVC8hR59wD2-q2kzaeA"}}},"title":"Repository search results"}