

Bhuvanesh S. Senthil

919-454-2835 | bhuvaneshsenthil10@gmail.com | [bhuvers.github.io](https://github.com/bhuvers) | US Citizen

Education

Georgia Institute of Technology | Atlanta, GA

Bachelor of Science in Electrical Engineering, GPA: 3.85

Concentration: Circuit Technology and Signal Processing

Expected Graduation, May 2028

Experience

Yellow Jacket Space Program | Atlanta, GA

January 2026 - Present

Avionics Responsible Engineer

- Engineering 3 PCBs while owning design requirements, schematic design, component selection, simulation of circuits, layout design and review, production, bring-up, and soldering/testing of 4-layer mixed-signal design boards.
- Designed for minimizing return current path inductance, controlled impedance routing for differential signals to prevent packet loss, ground-via stitching and shielding, power decoupling and filtering to reduce ripple current and transient voltage values while also implementing damped RLC filtering for analog signal and power lines.
- Architected multi-stage power distribution networks (buck/boost converters + linear-dropout regulators) to deliver up to 15W of continuous power, established ESD protection with TVS diodes, while implementing active inrush current limitation, UV/OV protection, and creepage control while maintaining power and signal integrity.

Integrated Computational Electronics Laboratory | Atlanta, GA

May 2026 - Present

Undergraduate Research Assistant

- Designed/characterized 5 programmable analog circuits for FPAA architectures, utilizing band-pass filters, integrators, comparators, and gain stages. Optimized open-loop gain, phase margin, and slew rate through SPICE simulations.
- Optimized NMOS/PMOS configurations by tuning gate-source, drain-source, and 150 mV overdrive voltage, refining drain current, intrinsic gain, parasitic capacitances from each channel, <2% current-mirror error, and body effect.

Carrborobotics | Carrboro, NC

August 2024 - April 2025

Lead Electrical and Harnessing Engineer

- Introduced new harnessing standards to increase current capacity to handle loads of up to 80A while eliminating voltage sag or UVLO conditions, while minimizing stator current of DC motors to prevent thermal overload.
- Eliminated Orange Pi (vision coprocessor) failures from ESD and inductive kickback by utilizing a custom 12V - 5V step-down buck converter at 3A with LC input filtering to minimize voltage transients.
- Achieved low latency signaling by wiring a Differential CAN Bus with a controlled impedance + termination resistor of 120 ohms to minimize signal attenuation, minimizing EMI from inductive loads throughout the system.

Projects

Rapid Test Resistive Temperature Detection Board

January 2026 - May 2026

- Designed a mixed-signal board with a Resistive Temperature Detection (RTD) Sensor, incorporated anti-aliasing on a 4-wire configuration to minimize error at 0.8 C, utilizing ADC's IDAC to provide excitation without biasing.
- Minimized high-frequency switching noise by > 9 dB and peak-to-peak by including an AFE filtering network for the RTD, utilizing LTSpice AC analysis to tune cutoff frequencies, with the maximum cutoff at 15.9 kHz.

Avionics Compute Unit IO Board

May 2026 - August 2026

- Designed a 4-layer testing board with 118 GPIO Pins and RS-232, 2 UART, 2 I²C, 100BASE-TX Ethernet, and 5 SPI channels accessible by pin headers to characterize dynamic system behavior and responses utilizing a logic analyzer.
- Utilized a 4-channel, 12-bit SAR ADC for current and voltage sensing, utilizing a 0-100mA Kelvin-shunt resistor current sensing with 160 hz anti-aliasing, ADC calibration with a 3.3V reference, communicated via SPI.
- Maintained signal integrity with utilizing resistors on SPI signal lines, ethernet differential pairs routed at a controlled impedance of 100 ohms, while also minimizing return current loops and crosstalk between all transmission lines.

Skills & Competencies

Software Programming: Altium Designer, LTSpice, KiCAD, Python (Pandas, Matplotlib, SciPy), C, C++, MATLAB, STM32CubeIDE/MX, SolidWorks, Onshape, Git, Github, Java, Visual Studio Code, FDM 3D Printing, Arduino IDE, Excel

Lab Hardware: Oscilloscope, Multimeter, power supplies, logic analyzer, VNA, electronic loads, current probes

PCB Design: PCB bring-up, PDN design, DC/DC converters, return-path management, EMI filters, differential pair routing, controlled impedance, ESD, Transient + Inrush current protection, crosstalk mitigation, and transmission-line theory.

Mixed/Signal + Interfaces: SPI, QSPI, I²C, UART, CAN, RS-232/422/485, Ethernet, ADCs (SAR), IV sensing, AFE filtering.

Engineering 3 PCBs while owning design requirements, schematic design, component selection, simulation of circuits, layout design and review, production, and soldering/testing of 4-layer mixed-signal design boards.

Designed for minimizing return current path inductance, controlled impedance routing for differential signals to prevent packet loss, ground-via stitching and shielding, power decoupling and filtering to reduce ripple current and transient voltage values while also implementing damped RLC filtering for analog signal and power lines.

Tailored multi-stage power distribution networks (buck/boost converters + linear-dropout regulators) to deliver up to 15W of continuous power, established ESD protection with TVS diodes, while implementing active inrush current limitation, UV/OV protection, and creepage control while maintaining power and signal integrity.



Advanced

Feedback

Plagiarism

Hallucination

Basic Scan

Share

Export



GPTZero AI Detection Model 4.9b

We are highly confident this text is entirely human

Chance this entire text is...

AI 8% ^

Mixed 0% v

Human 92% v



8% chance AI Generated

0% chance AI Paraphrased

This result isn't the percentage of AI text, it's the model's confidence in the classification of the entire text as AI.

[How does AI detection work?](#)

See sentence highlighting

Ways to improve this draft

Text up-to-date

Re-scan