# MIPS Reference Data

(1)

	110	ICI	chec Data	~				
CORE INSTRUCTION SET OPCO								
		FOR-			/ FUNCT			
NAME, MNEMO	NIC	MAT			(Hex)			
Add	add	R	R[rd] = R[rs] + R[rt]	(1)	0 / 20 <sub>hex</sub>			
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm	(1,2)	8 <sub>hex</sub>			
Add Imm. Unsigned	addiu	I	R[rt] = R[rs] + SignExtImm	(2)	9 <sub>hex</sub>			
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		$0/21_{hex}$			
And	and	R	R[rd] = R[rs] & R[rt]		0 / 24 <sub>hex</sub>			
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)	$c_{\text{hex}}$			
Branch On Equal	beq	I	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	$4_{\text{hex}}$			
Branch On Not Equal	bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 <sub>hex</sub>			
Jump	j	J	PC=JumpAddr	(5)	$2_{\text{hex}}$			
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	$3_{\text{hex}}$			
Jump Register	jr	R	PC=R[rs]		0 / 08 <sub>hex</sub>			
Load Byte Unsigned	lbu	I	$R[rt]=\{24\text{'b0,M}[R[rs] \\ + SignExtImm](7:0)\}$	(2)	24 <sub>hex</sub>			
Load Halfword Unsigned	lhu	I	R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2)	25 <sub>hex</sub>			
Load Linked	11	I	R[rt] = M[R[rs] + SignExtImm]	(2,7)	$30_{\text{hex}}$			
Load Upper Imm.	lui	I	$R[rt] = \{imm, 16'b0\}$		$f_{hex}$			
Load Word	lw	I	R[rt] = M[R[rs] + SignExtImm]	(2)	$23_{hex}$			
Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$		$0 / 27_{hex}$			
Or	or	R	$R[rd] = R[rs] \mid R[rt]$		0 / 25 <sub>hex</sub>			
Or Immediate	ori	I	R[rt] = R[rs]   ZeroExtImm	(3)	$d_{hex}$			
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0		0 / 2a <sub>hex</sub>			
Set Less Than Imm.	slti	I	R[rt] = (R[rs] < SignExtImm)? 1	: 0 (2)	a <sub>hex</sub>			
Set Less Than Imm. Unsigned	sltiu	I	R[rt] = (R[rs] < SignExtImm) ? 1:0	(2,6)	$b_{hex}$			
Set Less Than Unsig.	sltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	(6)	$0/2b_{hex}$			
Shift Left Logical	sll	R	$R[rd] = R[rt] \ll shamt$		0 / 00 <sub>hex</sub>			
Shift Right Logical	srl	R	$R[rd] = R[rt] \gg shamt$		0 / 02 <sub>hex</sub>			
Store Byte	sb	I	M[R[rs]+SignExtImm](7:0) = R[rt](7:0)	(2)	28 <sub>hex</sub>			
Store Conditional	sc	I	$\begin{aligned} M[R[rs] + SignExtImm] &= R[rt]; \\ R[rt] &= (atomic) ? 1 : 0 \end{aligned}$	(2,7)	38 <sub>hex</sub>			
Store Halfword	sh	I	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2)	29 <sub>hex</sub>			
		_			21			

- (1) May cause overflow exception
- (2) SignExtImm = { 16{immediate[15]}, immediate }

I M[R[rs]+SignExtImm] = R[rt]

(3)  $ZeroExtImm = \{ 16\{1b'0\}, immediate \}$ 

R R[rd] = R[rs] - R[rt]

R R[rd] = R[rs] - R[rt]

- (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 } (5) JumpAddr = { PC+4[31:28], address, 2'b0 }
- (6) Operands considered unsigned numbers (vs. 2's comp.)
- (7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic

# **BASIC INSTRUCTION FORMATS**

sw

Store Word

Subtract Unsigned

Subtract

R	opcode	rs	rt	rd	shamt	funct
	31 26	25 21	20 16	15 11	10 6	5
I	opcode	rs	rt		immediate	2
	31 26	25 21	20 16	15		
J	opcode			address		
	31 26	25				

#### ARITHMETIC CORE INSTRUCTION SET

		/ FMT /FT
	FOR-	- / FUNCT
NAME, MNEMONIC	MAT	
Branch On FP True bolt	: FI	if(FPcond)PC=PC+4+BranchAddr (4) 11/8/1/
Branch On FP False bc1:	FI	if(!FPcond)PC=PC+4+BranchAddr(4) 11/8/0/
Divide div	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]   0//-1a
Divide Unsigned divi	1 R	Lo= $R[rs]/R[rt]$ ; Hi= $R[rs]$ % $R[rt]$ (6) 0///1b
FP Add Single add.	s FR	F[fd] = F[fs] + F[ft] 11/10//0
FP Add add.	d FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} + 11/11//0$
Double add.	a rx	{F[ft],F[ft+1]}
FP Compare Single c.x.s	* FR	FPcond = (F[fs] $op$ F[ft]) ? 1 : 0 11/10//y
FP Compare	* FR	FPcond = $(\{F[fs], F[fs+1]\}) op$ 11/11//v
Double		{F[ft],F[ft+1]})?1:0
		==, <, or <=) ( y is 32, 3c, or 3e)
	s FR	F[fd] = F[fs] / F[ft] 11/10//3
FP Divide	d FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} / $ 11/11//3
Double div.		{F[ft],F[ft+1]}
FP Multiply Single mul.	s FR	F[fd] = F[fs] * F[ft] 11/10//2
FP Multiply mul.	d FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} *$ $11/11//2$
Double mai.	ED	{F[ft],F[ft+1]}
FP Subtract Single sub.	s FR	F[fd]=F[fs] - F[ft] 11/10//1
FP Subtract	d FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} - 11/11//1$
Double Sub.		{F[ft],F[ft+1]}
Load FP Single lwc	I	F[rt]=M[R[rs]+SignExtImm] (2) 31//
Load FP	I	F[rt]=M[R[rs]+SignExtImm]; (2) 35//
Double		F[rt+1]=M[R[rs]+SignExtImm+4]
Move From Hi mfh:		R[rd] = Hi 0///10
Move From Lo mflo		R[rd] = Lo 0///12
Move From Control mfc		R[rd] = CR[rs] 10 /0//0
Multiply mult		$\{Hi, Lo\} = R[rs] * R[rt]$ 0///18
Multiply Unsigned mult		$\{Hi, Lo\} = R[rs] * R[rt]$ (6) $0///19$
Shift Right Arith. sra		R[rd] = R[rt] >>> shamt   0//-/3
Store FP Single swc:	I	M[R[rs]+SignExtImm] = F[rt]  (2) 39//
Store FP	I	$M[R[rs]+SignExtImm] = F[rt]; \qquad (2)$
Double		M[R[rs]+SignExtImm+4] = F[rt+1]

OPCODE

## FLOATING-POINT INSTRUCTION FORMATS

FR	opcode	fmt	ft	fs	fd	funct		
	31 26	25 21	20 16	15 11	10 6	5 0		
FI	opcode	fmt	ft		immediate			
	31 26	25 21	20 16	15		0		

#### **PSEUDOINSTRUCTION SET**

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	$if(R[rs] \le R[rt]) PC = Label$
Branch Greater Than		if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	$if(R[rs] \le R[rt]) PC = Label$
Branch Greater Than or Equal	l bge	$if(R[rs] \ge R[rt]) PC = Label$
Load Immediate	li	R[rd] = immediate
Move	move	R[rd] = R[rs]

#### REGISTER NAME, NUMBER, USE, CALL CONVENTION

NIAME	NUMBER	USE	PRESERVEDACROSS
NAME	NUMBER	USE	A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes

(2) 2b<sub>hex</sub>

 $(1) 0 / 22_{hex}$ 

0 / 23<sub>hex</sub>

OPCODES	S, BASE	CONVER	SION, ASCI	ISYMB	OLS
MIDC (1)	MIDC	(2) MIDC		YY	100

OPCODES, BASE CONVERSION, ASCII SYMBOLS										
	(1) MIPS						ASCII	L .	Hexa-	ASCII
opcode	funct	funct	Bina	PX 7	Deci-	deci-	Char-	Dec1-	deci-	Char-
			Dilla	y	mal			mal		
(31:26)	(5:0)	(5:0)	00 00	00	0	mal 0	acter NUL	64	mal 40	acter
(1)	sll	add.f							41	<u>@</u>
١.		sub.f	00 00		1	1	SOH	65		A
j	srl	mul.f	00 00		2	2	STX	66	42	В
jal	sra	div.f	00 00		3	3	ETX	67	43	C
beq	sllv	sqrt.f	00 01		4	4	EOT	68	44	D
bne		abs.f	00 01		5	5	ENQ	69	45	E
blez	srlv	mov.f	00 01		6	6	ACK	70	46	F
bgtz	srav	neg.f	00 01		7	7	BEL	71	47	G
addi	jr		00 10		8	8	BS	72	48	H
addiu	jalr		00 10		9	9	HT	73	49	I
slti	movz		00 10		10	a	LF	74	4a	J
sltiu	movn		00 10		11	b	VT	75	4b	K
andi	syscall	round.w.f	00 11		12	c	FF	76	4c	L
ori	break	trunc.w.f	00 11		13	d	CR	77	4d	M
xori		ceil.w $f$	00 11		14	e	SO	78	4e	N
lui	sync	floor.w.f	00 11		15	f	SI	79	4f	О
	mfhi		01 00		16	10	DLE	80	50	P
(2)	mthi		01 00		17	11	DC1	81	51	Q
	mflo	movz.f	01 00		18	12	DC2	82	52	R
	mtlo	${\tt movn.} f$	01 00		19	13	DC3	83	53	S
			01 01	00	20	14	DC4	84	54	T
			01 01		21	15	NAK	85	55	U
			01 01		22	16	SYN	86	56	V
			01 01	11	23	17	ETB	87	57	W
	mult		01 10		24	18	CAN	88	58	X
	multu		01 10		25	19	EM	89	59	Y
	div		01 10		26	1a	SUB	90	5a	Z
	divu		01 10		27	1b	ESC	91	5b	[
			01 11		28	1c	FS	92	5c	/
			01 11		29	1d	GS	93	5d	Ì
			01 11		30	1e	RS	94	5e	^
			01 11		31	1f	US	95	5f	-
lb	add	cvt.s.f	10 00		32	20	Space	96	60	
lh	addu	cvt.d.f	10 00		33	21	!	97	61	a
lwl	sub		10 00		34	22		98	62	b
lw	subu		10 00		35	23	#	99	63	c
lbu	and	cvt.w.f	10 01		36	24	\$	100	64	d
lhu	or		10 01		37	25	%	101	65	e
lwr	xor		10 01		38	26	&	102	66	f
	nor		10 01		39	27		103	67	g
sb			10 10 10 10		40 41	28 29	(	104 105	68 69	h
sh	3.1		10 10		41	29 2a	)	103	6a	i
swl	slt				42		+			j Ir
SW	sltu		10 10		43	2b 2c		107	6b	k 1
			l .		45	2d	,	108	6c 6d	
			10 11		46	2u 2e	-	1109		m
swr			10 11 10 11		46	2e 2f	,	1110	6e 6f	n
cache 11	+ ~~	2 f f	11 00		48	30	0	111	70	0
	tge	c.f.f	11 00		48	31	1	113	71	p
lwc1	tgeu	c.un.f	11 00		50	32	2	113	72	q
lwc2	tlt tltu	c.eq.f	11 00		51	33	3	1114	73	r s
pref	teq	c.ueq.f	11 00		52	34	4	116	74	t
ldc1	red	c.olt./ c.ult./	11 01		53	35	5	117	75	u
ldc2	tne	c.ult.j c.ole.f	11 01		54	36	6	118	76	u V
1402	-110	c.ule.f	11 01		55	37	7	119	77	W
sc		c.sf.f	11 10		56	38	8	120	78	X
swc1		c.ngle.f	11 10		57	39	9	121	79	y
swc2		c.seq.f	11 10		58	3a	:	122	7a	y Z
		c.ngl.f	11 10		59	3b	;	123	7b	{
		c.lt.f	11 11		60	3c	· <	124	7c	
sdc1		c.nge.f	11 11		61	3d	=	125	7d	}
sdc2		c.le.f	11 11		62	3e	>	126	7e	~
1			11 11	11	(2	26	9	127	7.6	DEL

c.ngt.f | 11 1111 63 (1) opcode(31:26) == 0(2) opcode(31:26) ==  $17_{\text{ten}}$  ( $11_{\text{hex}}$ ); if fmt(25:21)== $16_{\text{ten}}$  ( $10_{\text{hex}}$ ) f = s (single);

if  $fmt(25:21) == 17_{ten} (11_{hex}) f = d (double)$ 

#### **IEEE 754 FLOATING-POINT STANDARD**

(3)


 $(-1)^S \times (1 + Fraction) \times 2^{(Exponent - Bias)}$ where Single Precision Bias = 127, Double Precision Bias = 1023.

## **IEEE Single Precision and Double Precision Formats:**

**IEEE 754 Symbols** 

Exponent	Fraction	Object					
0	0	± 0					
0	≠0	± Denorm					
1 to MAX - 1	anything	± Fl. Pt. Num.					
MAX	0	±∞					
MAX	≠0	NaN					
S.P. MAX = 255, D.P. MAX = 2047							

Exponent Fraction 31 23 22 S Exponent Fraction 63 62 52 51



#### **DATA ALIGNMENT**

Double Word										
Word				Word						
Halfword		Half	word	Hal	fword	Half	word			
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte			
0	1	2	3	4	5	6	7			

Value of three least significant bits of byte address (Big Endian)

### **EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS**

I HOW COMMICE MEGICIENCI CACCE AND CIAICC										
	В			Interrupt			Exception			
	D			Mask			Code			
	31		15		8	6		2		
				Pending			U		Е	Ι
				Interrupt			M		L	Е
			15		8		4		1	0

BD = Branch Delay, UM = User Mode, EL = Exception Level, IE =Interrupt Enable

## EXCEPTION CODES

EXCEPTION CODES											
	Number	Name	Cause of Exception	Number	Name	Cause of Exception					
	0	Int	Interrupt (hardware)	9	Bp	Breakpoint Exception					
	4	AdEL	Address Error Exception	10	RI	Reserved Instruction					
	4		(load or instruction fetch)			Exception					
	5	AdES	Address Error Exception	11	CpU	Coprocessor					
			(store)			Unimplemented					
	6	IBE	Bus Error on	12	Ov	Arithmetic Overflow					
	U		Instruction Fetch			Exception					
	7	DBE	Bus Error on	13	Tr	Trap					
	/		Load or Store			пар					
	8	Svs	Syscall Exception	15	FPE	Floating Point Exception					

# SIZE PREFIXES (10<sup>x</sup> for Disk, Communication: 2<sup>x</sup> for Memory)

	TILI IXLO (10 101 DISK, Collinianication, 2 101 Memory)													
		PRE-	PRE-			PRE-	PRE-							
	SIZE	FIX	SIZE	FIX	SIZE	FIX	SIZE	FIX						
	$10^3, 2^{10}$	Kilo-	$10^{15}, 2^{50}$	Peta-	10-3	milli-	10 <sup>-15</sup>	femto-						
	$10^6, 2^{20}$	Mega-	$10^{18}, 2^{60}$	Exa-	10-6	micro-	10 <sup>-18</sup>	atto-						
	$10^9, 2^{30}$	Giga-	$10^{21}, 2^{70}$	Zetta-	10 <sup>-9</sup>	nano-	10-21	zepto-						
	$10^{12}, 2^{40}$	Tera-	10 <sup>24</sup> , 2 <sup>80</sup>	Yotta-	10-12	pico-	10-24	yocto-						
TTI 1 1 C 1 C 1 C 1 C 1 C 1 C 1 C 1 C 1 C														

The symbol for each prefix is just its first letter, except  $\mu$  is used for micro.

127