ASSIGNMENT-5

Name – RITIKA AGARWAL Enrollment no - S24CSEU113

7


Q1. What are Combinational and Sequential circuits? Discuss in brief with appropriate block diagram and example.

Solution:

	9-1		Page	No.
And-	1 · Combina	dianal Circuits		
->	A type of only on worthand	digital circuit de the present info nem pay elements	where coutput It values. I	depends t loes
•	Sequential	Circuits	Super A	
		l Circuit is a ut depends on inpute. It region	type of cir	resent &
	Block Diagra	m	3	
1.	Combination	mal circuits		
Multiple Inputs		Combinational	× ×	one of
	D	Logic avanit	1 > 1	output.
2.		Circuits		
Externa		7	_ 9	ternal
P		Combinational Concert.	, outp	ut
	Everent State	TOWN S	Next	
	Internal	Memory	State	
	Tuput	Element	Output	

Q2. Draw and explain 4-bit Controlled Inverter/Buffer using Ex-OR gates.

solution:



- 1. **Understanding XOR Gate**: The XOR (exclusive OR) gate gives a true (1) output when the number of true inputs is odd. In binary terms, if both inputs are the same, the output is 0; if different, the output is 1.
- 2. **4-bit Controlled Inverter/Buffer**: This circuit can either invert or buffer the input signal based on a control input. Using XOR gates, this operation can be achieved efficiently. The control input decides whether the input bits should be passed directly (buffered) or inverted (inverted buffer).

(Ritika Agarwal S24CSEU1137)

3. Write truth table and Verilog code to implement Half Adder using only NAND gates.

.Solution

:

A	В	SUM	CARRY
0	0	0	1
0	1	1	1
1	0	1	1
1	1	0	0

```
Verilog code-
module half_adder( input a, b, output s, c);
assign s = (^a\&\&b)||(a\&\&^b);
assign c = (a\&\&b);
endmodule
testbench code-
module tb_half_adder;
reg A, B; wire S,C;
half_adder a1(.a(A),.b(B),.s(S),.c(C));
initial begin
A=0;B=0;#4;
A=0;B=1;#4;
A=1;B=0;#4;
A=1;B=1;#4;
end
initial begin
$dumpfile("dump.vcd");
$dumpvars(1);
end
endmodule
```



4. Write truth table and Verilog code to implement Full Adder using only NOR gates

Α	В	Cin	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1
module full_adder_nor (input A, B, Cin, output Sum, Cout); wire nota = ~(A A); wire notb = ~(B B); wire notcin = ~(Cin Cin); wire 4_nor_B = ~(A B); wire t1 = ~(A A_nor_B); wire t2 = ~(B A_nor_B);				

```
wire AxorB_nor_Cin = ~(AxorB | Cin);
wire t3 = ~(AxorB | AxorB_nor_Cin);
wire t4 = ~(Cin | AxorB_nor_Cin);
assign Sum = ~(t3 | t4); // Final SUM = A \(\oplus \text{B} \oplus \text{Cin}\)
```

```
wire ab_nor = ^{\sim}(A \mid B);
```

```
wire ab_and = ~(ab_nor | ab_nor); // A & B

wire bc_nor = ~(B | Cin);
wire bc_and = ~(bc_nor | bc_nor); // B & Cin

wire ac_nor = ~(A | Cin);
wire ac_and = ~(ac_nor | ac_nor); // A & Cin

wire ab_bc_nor = ~(ab_and | bc_and);
wire ab_or_bc = ~(ab_bc_nor | ab_bc_nor); // A&B | B&Cin

wire final_nor = ~(ab_or_bc | ac_and);
assign Cout = ~(final_nor | final_nor); // Final Cout
```

endmodule



(Ritika Agarwal S24CSEU1137)

5. Write truth table and Verilog code to implement Half Subtractor using XOR and AND gates .

```
Design:
module half_adder(
  input a, b,
  output sum, carry
);
  assign sum = a ^ b; // XOR gate for sum
  assign carry = a & b; // AND gate for carry
endmodule
Testbench:
module tb_half_adder;
  reg A, B;
  wire sum, carry;
half_adder ha1 ( .a(A), .b(B), .sum(sum), .carry(carry));
  initial begin
    $monitor("At time %0t: A=%b, B=%b | Sum=%b, Carry=%b", $time, A, B, sum, carry);
  end
  initial begin
    A = 0; B = 0; #5;
    A = 0; B = 1; #5;
    A = 1; B = 0; #5;
    A = 1; B = 1; #5;
  end
  initial begin
    $dumpfile("dump.vcd");
    $dumpvars(1);
  end
endmodule
```

