```
-- Company:
-- Engineer:
-- Create Date: 11/11/2020 02:35:43 PM
-- Design Name:
-- Module Name: UC - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity UC is
    Port (Clk: in std_logic;
         Rst: in std_logic;
         Start: in std logic;
         Q0: in std logic;
         LoadA: out std logic;
         ShlAQ: out std logic;
         RstA: out std logic;
         LoadQ: out std logic;
         SubB: out std logic;
         LoadB: out std_logic;
         Term: out std logic);
end UC;
architecture Behavioral of UC is
type TIP STARE is (idle, init, decision, add, shift, count, stop);
signal stare: TIP STARE;
signal c: integer;
begin
process1: process(Clk)
```

```
begin
    if (rising edge(Clk)) then
        if (Rst='1') then
             stare <= idle;</pre>
         else
             case stare is
             when idle =>
                 if (Start = '1' ) then
                     stare <= init;</pre>
                 else
                     stare <= idle;</pre>
                 end if;
             when init =>
                 c <= 8;
                 stare <= decision;</pre>
             when decision =>
                case Q0 is
                 when '0' => stare <= shift;
                 when '1' => stare <= add;
                 when others => stare <=shift;
                end case;
             when add =>
                 stare <= shift;</pre>
             when shift =>
                 c \le c - 1;
                 stare <= count;</pre>
             when count =>
                 if (c=0) then
                      stare <= stop;</pre>
                 else
                     stare <= decision;</pre>
             end if;
             when stop =>
                 stare <= idle;</pre>
             end case;
        end if;
   end if;
end process;
process2: process(stare)
begin
        LoadB <='0'; LoadQ <='0'; LoadA<='0'; ShlAQ <='0'; RstA <='0';
SubB <='0'; Term <= '0';
        case Stare is
             when idle =>
                 RstA <='0'; ShlAQ <='0'; LoadB <='0'; LoadQ <='0'; SubB
<='0'; Term <= '0';
             when init =>
                 RstA <='1'; LoadB <='1'; LoadQ <='1';</pre>
             when add =>
                 LoadA <= '1';
             when decision =>
                  LoadQ <= '0'; LoadA <= '0'; ShlAQ <= '0'; LoadB <= '0';
RstA <= '0'; SubB <= '0'; Term <= '0';
             when shift =>
                 Sh1AQ <= '1';
             when count =>
```