Sample Question Format

KIIT Deemed to be University
Online Mid Semester Examination(Spring Semester-2021)

Subject Name & Code: COA, CS 2006 **Applicable to Courses:**

Full Marks=20 **Time:1 Hour**

SECTION-A(Answer All Questions. All questions carry 2 Marks)

Time:20 Minutes **(5×2=10 Marks)**

<table>
<tr><th>Question No</th><th>Question Type(MCQ/ SAT)</th><th>Question</th><th>Answer Key(if MCQ)</th><th>CO Mapping</th></tr>
<tr><td>Q.No:1(a)</td><td></td><td>An LOAD instruction is kept in memory at an address 400 and the memory address 401 occupies the address field of the instruction which is shown below. The Opcode is used to add the content of accumulator with an operand. The content of accumulator is 100 and the content of register R600 is 500. What will be the effective address of the operand and the content of accumulator after the execution of the instruction, if the addressing mode is
<table>
<tr><td>Addresses</td><td>Address field of Instructions Opcode</td></tr>
<tr><td>401</td><td>600</td></tr>
<tr><td></td><td></td></tr>
<tr><td>500</td><td>800</td></tr>
<tr><td></td><td></td></tr>
<tr><td>600</td><td>700</td></tr>
<tr><td></td><td></td></tr>
<tr><td>700</td><td>900</td></tr>
</table>
Indirect
Register indirect
700,
1000,500,900
600,800,600,500
700,1000,600,500
600,800,500,900</td><td>a</td><td>CO1</td></tr>
<tr><td></td><td></td><td>How many memory references are required for the execution of the following code, where LOCX LOCY denote memory locations.

MOV (LOCX), R1
ADD R1, (LOCY)
INCR LOCY

7</td><td>d</td><td>CO1</td></tr>
</table>

			9 10 11		
			Consider the code given below. What will be the offset for the instruction BGTZ to branch to the location labeled LOOP? All the instructions are 4 bytes in length. 1000 MOV #10,R1 MOV #LOCA,R2 CLEAR R3 LOOP ADD (R2)+, R3 DEC R1 BGTZ ? -8 -12 8 d)12	b	CO1
			Consider the below given memory map. Address / Content 20 / 40 30 / 50 40 / 60 50 / 70 60 / 80 Which of the following instruction will load 60 in the accumulator LOAD #40 LOAD 60 LOAD (20) d)LOAD (40)	d	CO1
	Q.No:1(b)		What is the assembly language program to derive the expression X = T+O/(W*E)-R in a stack based computer with zero address instructions. PUSH T; PUSH O; PUSH W; PUSH E; MULT; DIV; ADD; PUSH R; SUB; POP X PUSH T; PUSH O; PUSH W; DIV; PUSH E; MULT; ADD; PUSH R; SUB; POP X PUSH T; PUSH O; SUB; PUSH W; PUSH E; PUSH R;; SUB; MULT; ADD; POP X PUSH T; PUSH O; PUSH W; ADD; DIV; PUSH E; PUSH R; MULT; SUB; POP X	**A**	CO1
			What is the assembly language program to derive the expression X = T+(O/W)*E-R	**B**	**CO1**

		in a stack based computer with zero address instructions. PUSH T; PUSH O; PUSH W; PUSH E; MULT; DIV; ADD; PUSH R; SUB; POP X PUSH T; PUSH O; PUSH W; DIV; PUSH E; MULT; ADD; PUSH R; SUB; POP X PUSH T; PUSH O; SUB; PUSH W; PUSH E; PUSH R;; SUB; MULT; ADD; POP X PUSH T; PUSH O; PUSH W; ADD; DIV; PUSH E; PUSH R; MULT; SUB; POP X		
		What is the assembly language program to derive the expression X = T-O+W*(E-R) in a stack based computer with zero address instructions. PUSH T; PUSH O; PUSH W; PUSH E; MULT; DIV; ADD; PUSH R; SUB; POP X PUSH T; PUSH O; PUSH W; DIV; PUSH E; MULT; ADD; PUSH R; SUB; POP X PUSH T; PUSH O; SUB; PUSH W; PUSH E; PUSH R;; SUB; MULT; ADD; POP X PUSH T; PUSH O; PUSH W; ADD; DIV; PUSH E; PUSH R; MULT; SUB; POP X	**C**	**CO1**
		What is the assembly language program to derive the expression X = T/(O+W)-E*R in a stack based computer with zero address instructions. PUSH T; PUSH O; PUSH W; PUSH E; MULT; DIV; ADD; PUSH R; SUB; POP X PUSH T; PUSH O; PUSH W; DIV; PUSH E; MULT; ADD; PUSH R; SUB; POP X PUSH T; PUSH O; SUB; PUSH W; PUSH E; PUSH R;; SUB; MULT; ADD; POP X PUSH T; PUSH O; PUSH W; ADD; DIV; PUSH E; PUSH R; MULT; SUB; POP X	**D**	**CO1**
Q.No:1(c)		When using Branching, the usual sequencing of the PC is altered. A new instruction is loaded which is called as _____ CALL Instruction Return Instruction Branch target Jump Target	c	CO1
		__ the most suitable data structure used to store the return addresses in the case of nested subroutines. a) circular queue b) Stack c) Linear Queue d) doubly Link list	b	CO1

<table>
<tr><td></td><td></td><td>MFC is activated by which functional unit of computer.
a. Central Processing Unit
b. Memory
c. Input Unit
d. Output Unit</td><td>b</td><td>CO2</td></tr>
<tr><td></td><td></td><td>What is subroutine nesting?
a) Having multiple subroutines in a program
b) Using a linking nest statement to put many subroutines under the same name
c) Having one routine call the other
d) None of the mentioned</td><td>c</td><td>CO1</td></tr>
<tr><td><u>Q.No:1(d)</u></td><td></td><td>If PC=2004 then PC will updated to _____ ?
(initial value of R1=10, R2=-100)<table><tr><td>Memory Location</td><td>Instruction</td></tr><tr><td>2000</td><td>ADD R1, R2</td></tr><tr><td>2004</td><td>Branch>0 1000</td></tr></table>
2004
2008
3004
3008</td><td>B</td><td>CO2</td></tr>
<tr><td></td><td></td><td>If PC=2048, in 2048 memory location “JUMP 1000” presents then PC will updated to _____ ?
2048
2052
3048
3052</td><td>D</td><td>CO2</td></tr>
<tr><td></td><td></td><td>If PC=2004 then PC will updated to _____ ?
(initial value of R1=10, R2=100)<table><tr><td>Memory Location</td><td>Instruction</td></tr><tr><td>2000</td><td>ADD R1, R2</td></tr><tr><td>2004</td><td>BNZ 1000</td></tr></table>
2004
2008
3004
3008</td><td>D</td><td>CO2</td></tr>
<tr><td></td><td></td><td>If PC=2004 then PC will updated to _____ ?
(initial value of R1=10, R2=100)<table><tr><td>Memory Location</td><td>Instruction</td></tr><tr><td>2000</td><td>ADD R1, R2</td></tr><tr><td>2004</td><td>BZ 1000</td></tr></table>
2004
2008
3004
3008</td><td>B</td><td>CO2</td></tr>
</table>

Q.No:1(e)		Three-bus organization of the datapath inside of a processor, CONSTANT 4 at ALU input is useful ----------. A. to increment other addresses like memory addresses in LOADMULTIPLE & STOREMULTIPLE type instructions. B. to add 4 to the contents of PC for updating its location to point to the next instruction in the given sequence in memory. C. for Branching D. None of the Above	A	CO2
		The CONSTANT 4 at input A of the ALU is useful ----------, in a Three-bus organization of the datapath inside of a processor. A. for Branching B. to add 4 to the contents of PC for updating its location to point to the next instruction in the given sequence in memory. C. to increment other addresses like memory addresses in LOADMULTIPLE & STOREMULTIPLE type instructions. D. None of the Above	C	CO2
		In Three-bus organization of the datapath inside of a processor, Which one of the following is the correct Sequence of Control Steps for Fetching an instruction from memory? A. PCout, R=B, MAR in, Read IncPC, WMFC MDRoutB, R=B, IRin B. PCout, R=B, MAR in, IncPC, Read, WMFC 3. MDRoutB, R=B, IRin C. PCout, R=B, MAR in, IncPC Read, WMFC MDRoutB, R=B, IRin None of the above	A	CO2
		Which of the following is the correct Sequence of Control Steps required to Fetch an instruction from memory in Three-bus organization of the datapath inside of a processor? A. PCout, MAR in, Read IncPC, WMFC 3. MDRoutB, R=B, IRin	C	CO2

		B. PCout, R=B, MAR in, IncPC Read, WMFC MDRoutB, R=B, IRin C. PCout, R=B, MAR in, Read 2. IncPC, WMFC 3. MDRoutB, R=B, IRin D. None of the above		

SECTION-B(Answer Any One Question. Each Question carries 10 Marks)

Time: 30 Minutes **(1×10=10 Marks)**

Question No	Question	CO Mapping

2.a. The contents of memory locations 5000, 5100 and 6000 are 1000, 40 and 90 respectively before the following program is executed. [Here, the 2nd operand is the destination]
 	
MOV #5000, R1
MOV 100(R1), R2
ADD R2, 6000
ADD (R1)+, R2
MOV R2, (5000)
 	
What will be the contents memory locations 1000, 5000, 6000 and register R1 and R2 after the program is executed? Find out the number of memory references required for each of the instructions in the above program.
 	
Solution
 	
Mem[1000]= 1040
Mem[5100]= 40
Mem[6000]=130
[R1]=5001
[R2]=1040
 	
Instruction **No of Memory references**
MOV #5000, R1 1
MOV 100(R1), R2 2
ADD R2, 6000 3
ADD (R1)+, R2 2
MOV R2, (5000) 3
 	
2.b. Write the assembly language code the following pseudo code using the addressing modes known to you/ applicable for the given situation. Here p is a pointer to an integer.
		CO1

p=1000;
 	
*p=10;
 	
p++;
 	
d=*p + 20;
 	
Answer:
 	
MOVE #1000, R0
MOVE R0,P
MOVE #10, R1
MOVE R1, (P)
INC P
MOV #20, R2
ADD (P), R2
MOVE R2, D		

3.a) Register R5 is used in a program to point to the top of a stack. Assume that the stack address space ranges from 2000 to 1500 and each stack word consumes 4 bytes and machine is byte addressable. Write a sequence of instructions using the Index, Autoincrement, and Autodecrement addressing modes to perform each of the following tasks:
 	
i) Pop the top two items off the stack, add them, and then push the result onto the stack.
ii) Copy the fifth item from the top into register R3.
iii) Remove the top ten items from the stack.
 	
Answer:
Here, register R5 is used as the stack pointer (SP).
a) Pop the top two items off the stack, add them, and then push the result onto the stack.
Move (R5)+, R0
Add (R5)+, R0
Move R0, -(R5)
b) Copy the fifth item from the top into register R3.
Move 16(R5), R3
c) Remove the top ten items from the stack.
Add #40, R5
 	
3.b)
		CO1



Initially the stack pointer SP contains 4000 and keeping a value NULL in the stack.
What are the content of PC, SP, and the top of the stack?
i) After the subroutine call instruction is executed in the main program?
ii) After the subroutine call instruction is executed in the subroutine SUB1?
iii) After the return from SUB2 subroutine?

ANS :
(I)PC = 6000 ,SP =3996 STACK[SP] = 2012
(ii) PC =8000 SP =3992 Stack[SP] = 6012

a. What is Von Neumman Concept? Discuss the Basic Operational Concept of a Computer and explain how it executes a instruction by taking an example of any assembly language instruction.

b. Discuss the factors that affect the performance of the computer. If a 8GHz computer takes 7 clock cycles for ALU instructions, 11 clock cycles for branch instructions and 6 clock cycles for data transfer instructions. Then Find the total time taken by the computer to execute the program that consists of 10 ALU instructions, 5 branch instructions and 5 data transfer instructions.

CO1

The factors that affect the performance of the computer are as follows:

i) **Clock cycle time/clock period (R) –** It is just the length of a cycle.

ii) **CPI (S) -** It is is the average number of clock cycles per instruction, for a particular machine and program.

iii) **Number of instructions in a program (N) –** It is the **dynamic instruction count** that is how many instructions are actually executed when the program runs, not the static instruction count that is how many lines of code are in a program.

Number instructions=10+5+5=20=N

Total cycles=7*10+11*5+6*5=70+55+30=155 S=CPI=155/20 R=8Ghz T=NS/R=(20*(155/20))/8x10^{9}=19.375 x10^{-9} Sec=19.375 nano-sec		
5.a. Draw the schematic diagram of the architecture of a single bus CPU. Write the sequence of control steps for the following branch instructions for single bus CPU organization. Branch=0 loop **Control steps:** **PC out, MAR in,Read, Select 4, Add, Z in** **Z out, PC in, Y in, WMFC** **MDR out, IR in** **Offset-field-IR out, Select Y, Add, Z in, IF Z=0, then End** **Z out, PC in, End.** 5.b. Write the sequence of control steps for the following instructions for single bus CPU organization. Assume second operand is the destination operand. MUL #23, (R2) **PC out, MAR in,Read, Select 4, Add, Z in** **Z out, PC in, Y in, WMFC** **MDR out, IR in** **R2 out, MAR in, Read** **Offset-field-IR out, Y in, WMFC** **MDR out, Select Y, Add, Z in** **R2 out, MAR in** **Z out, MDR in, Write** **WMFC, End**		CO2
6.a. Explain the 3-bus architecture inside CPU with neat diagram. Write the control signals for the following instruction. MUL (R1) ,R_5 .Explanation of 3-bus architecture [2.5] MUL (R1) ,R2 [2.5] **STEPS:** PCout,R=B,MAR_{in},Read,Increment PC WMFC MDR_{outB},R=B,IR_{in} R_{1outB},R=B,MAR_{in},Read R_{2outA},WMFC		CO2

MDR_{outB},SelectA,MUL,R_{2in},end 6.b. Discuss the advantages of 3-bus architecture inside CPU over single bus organization inside CPU and write the control signal for the following instruction execution in 3-bus architecture inside CPU. MOVE (R1)+ ,R_5 Advantage of 3-bus architecture over single bus architecture: [2] Less control signals are required. At a time more than one out operation can possible on the data path . CPU can increase its speed. System performance can be improved. ADD (R1)+ ,R_5 [3] **STEPS:** 1.PCout,R=B,$MAR_{in,}$Read,Increment PC 2.WMFC 3.MDR_{outB},R=B,IR_{in} 4.R_{1outB},R=B,MAR_{in},Read,Select 4,ADD 5.$R_{1in,}$$R_{5outA}$,WMFC 6.$MDR_{outB}$,SelectA,ADD,$R_{5in}$,end		

Controller of Examinations