







Spring End Semester Supplementary Examination-2015

4th Semester B.Tech & B.Tech Dual Degree

DIGITAL ELECTRONIC CIRCUITS

(EC-2009

Full Marks: 60


Time: 3 Hours

Answer any SIX questions including Question No.1 which is compulsory.

The figures in the margin indicate full marks.

Candidates are required to give their answers in their own words as far as practicable and all parts of a question should be answered at one place only.

- 1. a) $F(A, B) = A \oplus B$, implement this Boolean function using $[1 \times 10]$ 4x1 MUX. $\Xi_m (h^2)$
 - b) State Noise Margin High (NM_H) and Noise Margin Low (NM₁), with suitable diagram.
 - c) Show that $PQ + \overline{P}R = (P + R) (\overline{P} + Q)$ where P, Q and R are Boolean variables.
 - d) What is Asynchronous input of a Flip-Flop? Write down the Table of Operation of Active Low Asynchronous input of flip-flop.
 - e) Draw the state Diagram of S-R Filp-Flop using Moore Model with suitable State Table.
 - f) What is 'Lock out problem' in case of counters? round state ho one puts g) What is a Carry Look Ahead Adder? What is its advantage
 - over Ripper Carry adder? Alloy will be lets.
 - h) Implement XNOR gate by using minimum number of NOR gates.
 - i) How many OR gates are there in a 64×8 ROM and how 8 > 0 P many inputs does each OR gate of a 64×8 ROM have? 64. T/R



[4

14


[2

14

12

14

14




b) Design a 4:2 Priority Encoder such that the order of priority of the decimal inputs is given as D₃>D₂>D₁>D₀, where all D₁'s are inputs to the priority encoder. A=D₃+D₂D₁ \(\nabla = \D_3 + \D_2 \D_1 \) \(\nabla = \D_3 + \D_2 \D_1 \) Implement a 1-bit Magnitude Comparator using a 2 to 4

Decoder having <u>ACTIVE LOW</u> output lines and <u>minimum</u> number of NAND gates

A 6 2ded Do E


- 3. a) Design a 4-bit Bi-directional Shift register using D-Flip Flops and Four 2x1 MUX. The Shift register should Shift Right when a Control input is RIGHT/LEFT = 1, it should shift left when the control input RIGHT/LEFT = 0.
 - b) Implement the following logic function using an 8:1 MUX. [4



Design an Asynchronous, Mod-12 Up-counter using D Flip-Flops and a single NAND gate.

What will be the output for L, E & G respectively of the 1-bit magnitude Comparator from the Figure below? Given that, the input at the Hamming Encoder is D3 = 1; D5 = 0; D6 = 1; D7=0 and it's an EVEN Parity Hamming Encoder.

The order of Priority of input for 8 to 3 Priority Encoder is D0 > D1 > D2 > D3 > D4 > D5 > D6 > D7.



- c) Draw the circuit diagram of a 2-input CMOS NOR gate and explain its working in brief.
- 5. a) Design a <u>Synchronous counter</u> that goes through states 0, [4 7, 4, 3, 6, 0, 7, 4... using J-K Flip-Flops.

14

- b) A Cold Storage has three Cooling Fans namely FAN1, FAN2 and FAN3. To maintain the temperature, at least two fans MUST be ON at any instant of time, so there is an ALARM connected with STATUS of The FANs. If, at least two FANs are not ON the ALARM would be triggered. Consider FAN ON as logic '1' and FAN OFF as logic '0' and implement the above ALARM digital logic circuit using 3 to 8 Decoder with ACTIVE LOW output lines and minimum number of 2 input AND gates only.
- c) A certain memory has a capacity of $128K \times 8. = [2]$ (i) How many data input and data output lines does it have? = 8(ii) How many address lines does it have? = 3