

# MID SEMESTER EXAMINATION 2019

## SOLUTION SCHEME (COA)

1. (a) Frequency = 20 MHz

Clock cycle time =  $\frac{1}{20 \times 10^6} \text{ sec}$

50% of 200 inst<sup>n</sup> are register reference inst<sup>n</sup>, then

time taken =  $0.5 \times 200 \times 4 \times \frac{1}{20 \times 10^6} \text{ sec}$  — (1)

30% of 200 inst<sup>n</sup> are memory reference inst<sup>n</sup>, then

time taken =  $0.3 \times 200 \times 8 \times \frac{1}{20 \times 10^6} \text{ sec}$  — (2)

20% of 200 inst<sup>n</sup> are branch inst<sup>n</sup>, then

time taken =  $0.2 \times 200 \times 6 \times \frac{1}{20 \times 10^6} \text{ sec}$  — (3)

So, Total time = eq<sup>n</sup> (1) + eq<sup>n</sup> (2) + eq<sup>n</sup> (3)

(b)

-125 = 1 0 0 0 0 0 1 1

-5 = 1 1 1 1 1 0 1 1

1) 0 1 1 1 1 1 0

V	S	Z	C
1	0	0	1

(c)

Op code	Src Reg 1	Src Reg 2	Dest Reg	I value
4-bits	6-bits	6-bits	6-bits	12-bits

$$\begin{aligned} \text{Inst<sup>n</sup> size} &= 4 + 6 + 6 + 6 + 12 = 34\text{-bits} = 34/8 \text{ byte} \\ &= 4.25 \text{ byte} \end{aligned}$$

Due to byte alignment, 0.75 byte is wasted.

So, total byte required per inst<sup>n</sup> is 5.

Amount of byte required for 100 inst<sup>n</sup> is

$$= 100 \times 5 = 500 \text{ bytes.}$$

(d) Big endian vs Little endian

(e)  $R1 = 10110011$

① -  $\text{AshtL} \#2, R1$

After:  $R1 = 11001100$

Decimal value = -52

2. (a)

Two Add.  $\text{Inst}^n$

One Add.  $\text{Inst}^n$

Zero Add.  $\text{Inst}^n$

(b) Single bus CPU diagram

Explanation

3. (a) 1.  $\text{PCout}, \text{MARin}, \text{Read}, \text{select } 4, \text{ADD}, \text{Zin}$

2.  $\text{Zout}, \text{PCin}, \text{Yin}, \text{WMFC}$

3.  $\text{MDRout}, \text{IRin}$

4.  $\text{R1out}, \text{Yin}$

5.  $\text{R2out}, \text{select } Y, \text{ADD}, \text{Zin}$

6.  $\text{Zout}, \text{Yin}$

7.  $\text{offset-field of IRout}, \text{select } Y, \text{ADD}, \text{Zin}$

8.  $\text{Zout}, \text{MARin}, \text{Read}$

9.  $\text{WMFC}$

10.  $\text{MDRout}, \text{Yin}$

11.  $\text{R3out}, \text{select } Y, \text{DIV}, \text{Zin}$

12.  $\text{Zout}, \text{R3in}, \text{End}$

3. (b) Two data transfer inst<sup>n</sup> with example. 11  
Two data manipulation inst<sup>n</sup> with example 11

4. (a) I. EA = 5000 11  
operand = 6500  
II. EA = 3002 11  
operand = 4000  
III. EA = 2200 11  
operand = 3500

(b) 1. PCout, R=B, MARin, Read, IncPC 12  
2. WMFC  
3. MDRoutB, R=B, IRin  
4. R1outB, select 4, SUB, R1in, MARin, Read  
5. R2outA, WMFC  
6. MDRoutB, selectA, ADD, R3in, End

5. (a) I. PC = 2000 13  
SP = 3996  
TOS = 1008  
II. PC = 3000  
SP = 3992  
TOS = 2008  
III. PC = 2008  
SP = 3996  
TOS = 1008

(b) Block diagram of hardwired control unit 11  
Explanation 11