Question No	Question						
Q.No:1(a)	An LOAD instruction is kept in memory at an address 400 and the memory address 401 occupies the address field of the instruction which is shown below. The Opcode is used to add the content of accumulator with an operand. The content of accumulator is 100 and the content of register R600 is 500. What will be the effective address of the operand and the content of accumulator after the execution of the instruction, if the addressing						
	mode	Add ress es	Address field of Instructions Opcode	is Indirect Register indirect			
	700,	500	800	1000,500,900 600,800,600,500 700,1000,600,500			
		600	700	600,800,500,900			
	How many memory references are required for the execution of the following code, where LOCX LOCY denote memory locations.						
	MOV (L ADD R1 INCR L0	OCX), I , (LOC	R1				
	7 9 10						
	Consider the code given below. What will be the offset for the instruction BGTZ to branch to the location labeled LOOP? All the instructions are 4 bytes in length.						
	1000 MOV #10,R1 MOV #LOCA,R2 CLEAR R3 LOOP ADD (R2)+, R3 DEC R1						
	-8 -12 8 d)12		BGTZ ?				
Content 40			ow given memory ma	ep. ction will load 60 in the accumulator			
50 60	I I	OAD # OAD 6	#40 60				
70)LOAD					

Address 20

	60 80
Q.No:1(b)	What is the assembly language program to derive the expression $X = T+O/(W*E)-R$
	in a stack based computer with zero address instructions. PUSH T; PUSH O; PUSH W; PUSH E; MULT; DIV; ADD; PUSH R; SUB; POP X
	PUSH T; PUSH O; PUSH W; DIV; PUSH E; MULT; ADD; PUSH R; SUB; POP X
	PUSH T; PUSH O; SUB; PUSH W; PUSH E; PUSH R;; SUB; MULT; ADD; POP X
	PUSH T; PUSH O; PUSH W; ADD; DIV; PUSH E; PUSH R; MULT; SUB; POP X
	What is the assembly language program to derive the expression $X = T+(O/W)*E-R$
	in a stack based computer with zero address instructions. PUSH T; PUSH O; PUSH W; PUSH E; MULT; DIV; ADD; PUSH R; SUB; POP X
	PUSH T; PUSH O; PUSH W; DIV; PUSH E; MULT; ADD; PUSH R; SUB; POP X
	PUSH T; PUSH O; SUB; PUSH W; PUSH E; PUSH R;; SUB; MULT; ADD; POP X
	PUSH T; PUSH O; PUSH W; ADD; DIV; PUSH E; PUSH R; MULT; SUB; POP X
	What is the assembly language program to derive the expression $X = T-O+W*(E-R)$
	in a stack based computer with zero address instructions. PUSH T; PUSH O; PUSH W; PUSH E; MULT; DIV; ADD; PUSH R; SUB; POP X
	PUSH T; PUSH O; PUSH W; DIV; PUSH E; MULT; ADD; PUSH R; SUB; POP X
	PUSH T; PUSH O; SUB; PUSH W; PUSH E; PUSH R;; SUB; MULT; ADD; POP X PUSH T; PUSH O; PUSH W; ADD; DIV; PUSH E; PUSH R; MULT; SUB;
	POP X What is the assembly language program to derive the expression
	X = T/(O+W)-E*R
	in a stack based computer with zero address instructions. PUSH T; PUSH O; PUSH W; PUSH E; MULT; DIV; ADD; PUSH R; SUB; POP X
	PUSH T; PUSH O; PUSH W; DIV; PUSH E; MULT; ADD; PUSH R; SUB; POP X
	PUSH T; PUSH O; SUB; PUSH W; PUSH E; PUSH R;; SUB; MULT; ADD; POP X
	PUSH T; PUSH O; PUSH W; ADD; DIV; PUSH E; PUSH R; MULT; SUB; POP X
Q.No:1(c)	When using Branching, the usual sequencing of the PC is altered. A new instruction is loaded which is called as
	CALL Instruction Return Instruction
	Branch target Jump Target
	the most suitable data structure used to store the return addresses in the
	case of nested subroutines. a) circular queue

	b) Stack c) Linear Queue					
	d) doubly Link list					
	MFC is activated by which functional unit of computer. a. Central Processing Unit					
	b. Memory					
	c. Input Unit					
	d. Output Unit					
	What is subroutine nesting?					
	a) Having multiple subroutines in a program					
	b) Using a linking nest statement to put many subroutines under the same name c) Having one routine call the other					
Q.No:1(d)	d) None of the mentioned If PC=2004 then PC will updated to ?					
<u>Q.110.1(u)</u>	(initial value of R1=10, R2=-100)					
	Memory Instruction					
	Location					
	2000 ADD R1, R2					
	2004 Branch>0 1000					
	2004					
	2008					
	3004					
	3008					
	If PC=2048, in 2048 memory location "JUMP 1000" presents then PC will					
	updated to ?					
	2048					
	2052					
	3048 3052					
	3032					
	If PC=2004 then PC will updated to?					
	(initial value of R1=10, R2=100)					
	Memory Instruction Location					
	2000 ADD R1, R2					
	2004 BNZ 1000					
	2004					
	2008 3004					
	3008					
	If PC=2004 then PC will updated to?					
	(initial value of R1=10, R2=100) Memory Instruction					
	Location					
	2000 ADD R1, R2					
	2004 BZ 1000					
	2004					
	2008 3004					
1	1 500 1					

	3008				
Q.No:1(e)	Three-bus organization of the datapath inside of a processor, CONSTANT 4 at ALU input is useful				
	A. to increment other addresses like memory addresses in LOADMULTIPLE & STOREMULTIPLE type instructions.				
	B. to add 4 to the contents of PC for updating its location to point to the next instruction in the given sequence in memory. C. for Branching D. None of the Above				
	The CONSTANT 4 at input A of the ALU is useful, in a Three-bus organization of the datapath inside of a processor.				
	A. for Branching B. to add 4 to the contents of PC for updating its location to point to the next instruction in the given sequence in memory. C. to increment other addresses like memory addresses in LOADMULTIPLE &				
	STOREMULTIPLE type instructions. D. None of the Above				
	In Three-bus organization of the datapath inside of a processor, Which one of the following is the correct Sequence of Control Steps for Fetching an instruction from memory?				
	A. PCout, R=B, MAR in, Read IncPC, WMFC MDRoutB, R=B, IRin				
	B. PCout, R=B, MAR in, IncPC, Read, WMFC 3. MDRoutB, R=B, IRin				
	C. PCout, R=B, MAR in, IncPC Read, WMFC MDRoutB, R=B, IRin				
	None of the above				
	Which of the following is the correct Sequence of Control Steps required to Fetch an instruction from memory in Three-bus organization of the datapath inside of a processor?				
	A. PCout, MAR in, Read IncPC, WMFC 3. MDRoutB, R=B, IRin				
	B. PCout, R=B, MAR in, IncPC Read, WMFC MDRoutB, R=B, IRin				
	C.				

PCout, R=B, MAR in, Read
2. IncPC, WMFC
3. MDRoutB, R=B, IRin

D.

None of the above

SECTION-B(Answer Any One Question. Each Question carries 10 Marks)

<u>Time: 30 Minutes</u> (1×10=10 Marks)

Question No

2.a. The contents of memory locations 5000, 5100 and 6000 are 1000, 40 and 90 respectively before the following program is executed. [Here, the 2nd operand is the destination]

MOV #5000, R1 MOV 100(R1), R2 ADD R2, 6000 ADD (R1)+, R2 MOV R2, (5000)

What will be the contents memory locations 1000, 5000, 6000 and register R1 and R2 after the program is executed? Find out the number of memory references required for each of the instructions in the above program.

2.b. Write the assembly language code the following pseudo code using the addressing modes known to you/applicable for the given situation. Here p is a pointer to an integer.

p=1000; *p=10; p++; d=*p + 20;

- 3.a) Register R5 is used in a program to point to the top of a stack. Assume that the stack address space ranges from 2000 to 1500 and each stack word consumes 4 bytes and machine is byte addressable. Write a sequence of instructions using the Index, Autoincrement, and Autodecrement addressing modes to perform each of the following tasks:
- i) Pop the top two items off the stack, add them, and then push the result onto the stack.
- ii) Copy the fifth item from the top into register R3.
- iii) Remove the top ten items from the stack.

	2888	INST1	//SUB1		//SUB 2
	2884	INST 2	6008 INST N1	8000	INST M1
	2808	CALL SUB1	6084 INST N2	8084	INST M2
	2812	INSTA	6008 CALL CUB2	8998	INST M3
	2816	INST4	5 812 INST N3	8912	RET
			6016 INST N4	8916	
2 h)			6028 RET		

3.b)

Initially the stack pointer SP contains 4000 and keeping a value NULL in the stack.

What are the content of PC, SP, and the top of the stack?

- i) After the subroutine call instruction is executed in the main program?
- ii) After the subroutine call instruction is executed in the subroutine SUB1?
- iii) After the return from SUB2 subroutine?
- a. What is Von Neumman Concept? Discuss the Basic Operational Concept of a Computer and explain how it executes a instruction by taking an example of any assembly language instruction.
- 4.b. Discuss the factors that affect the performance of the computer. If a 8GHz computer takes 7 clock cycles for ALU instructions, 11 clock cycles for branch instructions and 6 clock cycles for data transfer instructions. Then Find the total time taken by the computer to execute the program that consists of 10 ALU instructions, 5 branch instructions and 5 data transfer instructions.
- 5.a. Draw the schematic diagram of the architecture of a single bus CPU. Write the sequence of control steps for the following branch instructions for single bus CPU organization.

5.b. Write the sequence of control steps for the following instructions for single bus CPU organization. Assume second operand is the destination operand.

6.a. Explain the 3-bus architecture inside CPU with neat diagram. Write the control signals for the following instruction.

MUL
$$(R1)$$
, R_5

6.b. Discuss the advantages of 3-bus architecture inside CPU over single bus organization inside CPU and write the control signal for the following instruction execution in 3-bus architecture inside CPU.

MOVE
$$(R1)+,R_5$$