## KIIT UNIVERSITY, BHUBANESWAR SPRING MID-SEMESTER EXAMINATION – 2016 DIGITAL ELECTRONIC CIRCUITS (EC-2009)

DIGITAL ELECTRONIC CIRCUITS (EC-2009) Full Marks: 25 Duration: 2 hours Answer any FIVE questions including question No.1 which is compulsory. The figures in the margin indicate full marks. Candidates are required to give their answers in their own words as far as practicable and all parts of a question should be answered at one place only. 1) A. The two numbers represented in signed 2's complement form are P=11101101 & Q=11100110. If Q is subtracted from P, then obtain the value in signed 2's compliment form. B. Represent 43<sub>10</sub> in Hexadecimal & BCD. C. Simplify and minimize the output(f) of the logic circuit given below: [1X5] B C D. Design a XOR gate using NAND logic. E. Detect & correct the error in the hamming code 1001001 transmitted through a noisy channel. Obtain the minimized expression for the following 4-variable Boolean expression using K-[5] map method. Implement the minimized expression using minimum numbers of NAND gates only.  $F = \pi M(4, 5, 8, 9, 12, 13). d(1, 6, 11)$ 'XOR and XNOR gates can be used as a buffer as well as an inverter'. Justify Design a 4-bit Full adder/subtractor circuit using XNOR gates only. Explain the design & [2] the control logic. C. Implement 1-bit magnitude comparator using 2:4 active HIGH output decoder and basic [2] gates. 4) A. Design a Combinational circuit using 2-input basic gates only which has three inputs A, B [3] & C and three outputs X, Y & Z. When the decimal equivalent of the binary input is 0, 1, 3 or 5, the decimal equivalent of the binary output is one greater than the input and when decimal equivalent of the binary input is 2, 4, 6 or 7, the decimal equivalent of the binary output is one less than the input.

Simplify Boolean Expression  $AB + AC + A\overline{C} + A\overline{B} + BC$ 

What is Decoder? Implement a Full-Substractor circuit using 3-8 decoder having active-Low

Design a 2-bit Priority Encoder where the input priorities are defined as  $D_1>D_3>D_0>D_2$ ;

Show that  $P\overline{Q} + Q\overline{R} + PR = P + Q\overline{R}$ 

output lines and 2-input AND gates.

where all  $D_i$ 's are inputs to the priority encoder.

[2]

[5]

151

B.

5)

6)

(i)

(ii)