## AUTUMN MID-SEMESTER EXAMINATION-2022-23

## School of Electronics Engineering Kalinga Institute of Industrial Technology Deemed to be University

3rd Semester

## Subject: Digital Electronics (EC 2011) (Regular)

Time: 1.5 hours

Full Marks: 20

The figures in the right-hand side indicate full marks.

All parts of a question should be answered at one place only.

| Question<br>No | Section-A  | Question   | CO<br>Mapping  | Marks                                 |
|----------------|--|--|----------------|---------------------------------------|
| Q1.            |  |  |                | [1x5]                                 |
| a/             | SAT  | Perform binary subtraction using 2's complement method: -14-(-6)     | CO1            |                                       |
| b              |  | Show that: PQ'+PR+QR'=P+QR'; where P, Q, and R are Boolean variable. | CO1            |                                       |
| c              |  | Design Half-subtractor using 2-input NAND gates only.                | CO2            |                                       |
| d              |  | Design full-adder using two half-adders.                             | CO2            | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| e              |  | Perform BCD operation : (i) 858-749 (ii) 00011001 + 00010100         | CO1            |                                       |
|                | Section-B  |  | 27 July 2      |                                       |
| Q2.            | Reduce the expression $f(A,B,C,D)=\sum(1,5,6,12,13,14)+d(2,4)$ using K-Map, and implement the real minimal expression using NAND gate only.  |  | CO1            | [5]                                   |
|                |  | Or   |                |                                       |
|                | Reduce the expression $f(W,X,Y,Z)=\sum (0,1,2,9,11,15)+d(8,10,14)$ using K-Map, and implement the real minimal expression using NOR gate only.   |  | CO1 /          |                                       |
| Q3             | Design a combinational circuit with 3 inputs X, Y, & Z and 3 outputs A, B, & C. When the binary inputs are corresponding to decimal equivalent of 0, 1, 2 or 3, then the binary outputs are 2 greater than the input, and when the binary inputs are corresponding to decimal equivalent of 4, 5, 6 or 7, then the binary outputs are 2 less than the input. |  | CO2            | [5]                                   |
|                |  | Or   | Market Service |                                       |
|                | Design a combina gates which take generates the out of the input.  | CO2  |                |                                       |
| Q.4            | Draw and explain a combined 4-bit Adder/Subtractor block using full adders and X-NOR gates only.   |  | CO2            | [5]                                   |
|                | Or   |  |                |                                       |
|                | What is the difference between "Ripple carry adder" and "Lookahead carry adder"? Explain with the help of circuit diagram -  |  | CO2            |                                       |