

6. a) Design a J-K Flip-Flop using a D Flip-Flop and basic gates as required. [4]

b) With the help of a neat diagram, explain the working of a 4-bit Successive Approximation type ADC with Analog input of 11.6 V. Find the digital output. What would be its conversion time if clock frequency is 1 MHz? If the analog input voltage is now increased to 14.8 V, what would be the new conversion time? Explain. [4]

c) In a T Flip-Flop, the output is initially in SET state. If the input clock frequency is 6 MHz, find the frequency of the output waveform when (i) $T = 0$, (ii) $T = 1$. [2]

7. a) Design a Combinational circuit using 2-input basic gates only which has three inputs A, B & C and three outputs X, Y & Z. When the decimal equivalent of the binary input is 0, 1, 5 or 3, the decimal equivalent of the binary output is one greater than the input and when decimal equivalent of the binary input is 4, 2, 6 or 7, the decimal equivalent of the binary output is one less than the input. [4]

b) Design a 3-bit Odd Parity Generator circuit using a Decoder with Active-Low outputs. [4]

c) Design a 2-bit Asynchronous UP/DOWN Counter using Negative Edge Triggered JK Flip Flops with Mode (M) as a control input. Given that, when $M=0$, the counter should count UP and when, $M=1$, it should count DOWN. [2]

8. a) Design a synchronous sequential circuit using D flip-flop, which produces an output $Z = 1$, whenever the following input sequence '0101' occurs. (Assume overlapping is allowed and use Mealy Model) [6]

b) With the help of a neat diagram, explain the working of a TTL NAND gate with Totem-pole output and also mention the advantages of this configuration. [4]

XXXXX



4th Semester B.Tech & B.Tech Dual Degree
(E&E, E&E, E&E, E&E)

Spring End Semester Supplementary Examination-2015

4th Semester B.Tech & B.Tech Dual Degree

DIGITAL ELECTRONIC CIRCUITS

(EC-2009)

Full Marks: 60

Time: 3 Hours

Answer any SIX questions including Question No.1 which is compulsory.

The figures in the margin indicate full marks.

Candidates are required to give their answers in their own words as far as practicable and all parts of a question should be answered at one place only.

1. a) $F(A, B) = A \oplus B$, implement this Boolean function using $[1 \times 10]$ 4x1 MUX. *Em (12)*

b) State Noise Margin High (NM_H) and Noise Margin Low (NM_L), with suitable diagram.

c) Show that $PQ + \bar{P}R = (P + R)(\bar{P} + Q)$ where P, Q and R are Boolean variables.

d) What is Asynchronous input of a Flip-Flop? Write down the Table of Operation of Active Low Asynchronous input of flip-flop.

PRE	CLR
0	0
1	0
0	1
1	1

e) Draw the state Diagram of S-R Flip-Flop using Moore Model with suitable State Table.

f) What is 'Lock out problem' in case of counters?

invalid state to valid state after one pulse

g) What is a Carry Look Ahead Adder? What is its advantage over Ripple Carry adder? *delay will be less.*

h) Implement XNOR gate by using minimum number of NOR gates.

i) How many OR gates are there in a 64×8 ROM and how many inputs does each OR gate of a 64×8 ROM have?

*8 → OR
64 I/P*

(1)

- j) The logic levels used in a 4-bit R-2R ladder DAC are: 1 = 5V and 0 = 0V. Find the output voltage for digital input of 1010 = 3.125V.

2. a) Implement the following Boolean function using minimum number of NAND gates.

$$F(A, B, C, D) = \prod M(2, 3, 6, 9, 12) \cdot d(5, 8, 15)$$

$$= \overline{A}C + BD + AC$$


- b) Design a 4:2 Priority Encoder such that the order of priority of the decimal inputs is given as $D_3 > D_2 > D_1 > D_0$, where all D_i 's are inputs to the priority encoder. $A = D_3 + D_2$
 $B = D_3 + D_2 + D_1 + D_0$
 $V = D_3 + D_2 + D_1 + D_0$
- c) Implement a 1-bit Magnitude Comparator using a 2 to 4 Decoder having ACTIVE LOW output lines and minimum number of NAND gates.



3. a) Design a 4-bit Bi-directional Shift register using D-Flip Flops and Four 2x1 MUX. The Shift register should Shift Right when a Control input is $\text{RIGHT/LEFT} = 1$, it should shift left when the control input $\text{RIGHT/LEFT} = 0$.
- b) Implement the following logic function using an 8:1 MUX.

$$F(P, Q, R, S) = P\overline{Q} + R\overline{S} + P\overline{R}$$

- c) Differentiate between PAL & PLA.



4. a) Design an Asynchronous, Mod-12 Up-counter using D Flip-Flops and a single NAND gate.
- b) What will be the output for L, E & G respectively of the 1-bit magnitude Comparator from the Figure below? Given that, the input at the Hamming Encoder is $D_3 = 1$; $D_5 = 0$; $D_6 = 1$; $D_7 = 0$ and it's an EVEN Parity Hamming Encoder.

The order of Priority of input for 8 to 3 Priority Encoder is $D_0 > D_1 > D_2 > D_3 > D_4 > D_5 > D_6 > D_7$.




Figure-4(b)

- c) Draw the circuit diagram of a 2-input CMOS NOR gate and explain its working in brief.

5. a) Design a Synchronous counter that goes through states 0, 7, 4, 3, 6, 0, 7, 4... using J-K Flip-Flops.

- b) A Cold Storage has three Cooling Fans namely FAN1, FAN2 and FAN3. To maintain the temperature, at least two fans MUST be ON at any instant of time, so there is an ALARM connected with STATUS of The FANs. If, at least two FANs are not ON the ALARM would be triggered. Consider FAN ON as logic '1' and FAN OFF as logic '0' and implement the above ALARM digital logic circuit using 3 to 8 Decoder with ACTIVE LOW output lines and minimum number of 2 input AND gates only.



- c) A certain memory has a capacity of $128K \times 8$.
 (i) How many data input and data output lines does it have? = 8
 (ii) How many address lines does it have? = 17

(3)

SPRING END SEMESTER SUPPLEMENTARY EXAM - 2015
4th SEMESTER B.Tech
DIGITAL ELECTRONICS CIRCUITS.
(EC-2019)

"SOLUTION
SUBMITTED"

1) a) $F(A, B) = A \oplus B = \bar{A}B + A\bar{B} = \sum m(1, 2)$



$$NM_H = V_{OH}(\min) - V_{IH}(\min)$$



$$NM_L = V_{IL}(\max) - V_{OL}(\min)$$

NM_H = Noise Margin High
 NM_L = Noise Margin Low


c) $PQ + \bar{P}R = (P + R)(\bar{P} + Q)$

$$\begin{aligned} \text{RHS} &= (P + R)(\bar{P} + Q) \\ &= P\bar{P} + PQ + R\bar{P} + QR \\ &= 0 + PQ + \bar{P}R + QR \\ &= PQ + \bar{P}R + QR(P + \bar{P}) \\ &= PQ + \bar{P}R + PQR + \bar{P}QR \\ &= PQ(1 + R) + \bar{P}R(1 + Q) \\ &= PQ + \bar{P}R = \text{LHS} \end{aligned}$$

d) Asynchronous input of FLIP-FLOP: (ACTIVE LOW - PRESET, CLEAR)



PRE	CLR	FF Response
0	0	Not Used
1	0	$Q = 0$
0	1	$Q = 1$
1	1	CLOCKED OPERATION




STATE TABLE

PS	NIS, 0/P					
	S	R	S	R	S	R
0	0	0	0	0	1	1
1	1	1	0	0	1	1

f) Lock-Out → Moving the Synchronous Sequential Circuit from invalid state to valid state after one or two clock pulses and then continue in the normal way.

If the Synchronous Circuit get stuck inside the invalid state then it is Lock-out problem.



g) CARRY-LOOK-AHEAD ADDER

$$P_n = A_n \oplus B_n = \text{CARRY PROPAGATION}$$


$$G_n = A_n \cdot B_n = \text{CARRY GENERATION}$$

Advantage: Ripple delay, Serial delay will be less.


$$C_1 = P_0 \cdot C_0 + G_0$$

$$C_2 = P_1 P_0 C_0 + P_1 G_0 + G_1$$

$$C_3 = \dots$$



h)



Minimum = 4 NOR-gates are required

$$F = A \odot B$$

$$= \overline{AB} + AB$$

$$= \sum m(0, 3)$$

i)

8 OR gates are there in 64x8 ROM.

64 inputs, each OR gate of 64x8 ROM

j)

1 ≡ 5V ; 0 ≡ 0V. 4 bit R-2R Ladder. Given Number is

Case: 1: MSB LSB
1 0 0 0

Case: 2: 0 1 0 0

Case: 3: 0 0 1 0

Case: 4: 0 0 0 1

$$\frac{V_{out}}{E/2}$$

$$E/4$$

$$E/8$$

$$E/16$$

$$1010$$

$$V_{out} = \frac{E}{2} + \frac{E}{8} = \frac{5E}{8}$$

$$E \equiv 5V.$$


$$V_{out} = \frac{25}{8} V = 3.125V$$

2) a) $F(A, B, C, D) = \prod M(2, 3, 6, 9, 12) \cdot d(5, 8, 15)$
 $= \sum m(0, 1, 4, 7, 10, 11, 13, 14) + d(5, 8, 15)$

1

AB \ CD	00	01	11	10
00	1	1		
01	1	X	1	
11		1	X	1
10	X		1	1


$F(A, B, C, D) = \bar{A}\bar{C} + BD + AC$



Two level Logic:

"AND-OR" \equiv "NAND-NAND"

ONLY - "6 NAND GATES."



b) $D_3 > D_2 > D_1 > D_0$

"PRIORITY ENCODER"

CIRCUIT DIAGRAM.

D_3	D_2	D_1	D_0	A	B	V
0	0	0	0	X	X	0
0	0	0	1	0	0	1
0	0	1	X	0	1	1
0	1	X	X	1	0	1
1	X	X	X	1	1	1

1.5

According to the Boolean Expression, 1

Solve K-MAP

$A = D_3 + D_2$ 0.5

$B = D_3 + \bar{D}_2 D_1$ 0.5

$V = D_3 + D_2 + D_1 + D_0$ 0.5

c) 1 bit Magnitude Comparator



A_0	B_0	L	E	G
0	0	0	1	0
0	1	1	0	0
1	0	0	0	1
1	1	0	1	0

$$L = \sum m(1) = \bar{A}B$$

$$E = \sum m(0,3) = \bar{A}\bar{B} + AB$$

$$G = \sum m(2) = A\bar{B}$$

"Minimum 3 NAND gates"




[4 bit - Bi-directional SHIFT REGISTER]

using D-FF

CONTROL

RIGHT/LEFT

Where,




RIGHT $\equiv I_1$
LEFT $\equiv I_0$

Explanation on Working and 2x1 MUX Configuration

$$\begin{aligned}
 b) \quad F(P, Q, R, S) &= P\bar{Q} + R\bar{S} + P\bar{R} \\
 &= P\bar{Q} \cdot 1 \cdot 1 + 1 \cdot 1 \cdot R\bar{S} + P \cdot 1 \cdot \bar{R} \cdot 1 \\
 &= P\bar{Q}(R+\bar{R})(S+\bar{S}) + (P+\bar{P})(Q+\bar{Q})R\bar{S} + P(Q+\bar{Q})\bar{R}(S+\bar{S}) \\
 &= P\bar{Q}\bar{S}\bar{R} + P\bar{Q}\bar{R}S + P\bar{Q}R\bar{S} + P\bar{Q}RS + \bar{P}\bar{Q}R\bar{S} + \bar{P}\bar{Q}RS + P\bar{Q}R\bar{S} + P\bar{Q}RS \\
 &\quad + P\bar{Q}\bar{R}\bar{S} + P\bar{Q}\bar{R}S + P\bar{Q}R\bar{S} + P\bar{Q}RS \\
 &= m_8 + m_9 + m_{10} + m_{11} + m_2 + m_6 + m_{10} + m_{14} + m_8 + m_9 + m_{12} + m_{13} \\
 &= m_2 + m_6 + m_8 + m_9 + m_{10} + m_{11} + m_{12} + m_{13} + m_{14} \\
 &= \sum m(2, 6, 8, 9, 10, 11, 12, 13, 14) \quad \underline{1}
 \end{aligned}$$

	P	Q	R	S	F	
I_0	0	0	0	0	0	
I_1	0	0	0	1	0	$F=0$
I_2	0	0	1	0	1	$F=\bar{S}$
I_3	0	0	1	1	1	
I_4	0	1	0	0	0	$F=0$
I_5	0	1	0	1	0	
I_6	0	1	1	0	1	$F=\bar{S}$
I_7	0	1	1	1	0	
I_8	1	0	0	0	1	$F=1$
I_9	1	0	0	1	1	
I_{10}	1	0	1	0	1	$F=1$
I_{11}	1	0	1	1	1	
I_{12}	1	1	0	0	1	$F=1$
I_{13}	1	1	0	1	1	
I_{14}	1	1	1	0	1	$F=1$
I_{15}	1	1	1	1	0	$F=\bar{S}$




c)

PAL

1) Programmable Array Logic

2)




3) Cheaper/simpler.

4) Any Boolean funcⁿ in SOP form can be implemented.

PLA

1) Programmable Logic Array


2)



3) Costliest/more complex.

4) Any Boolean funcⁿ SOP form can be implemented.

4) a) Asynchronous Mod-12 UP-COUNTER USING D-FF.



Mod-12 (0-11) - $\begin{Bmatrix} 0 & 0 & 0 & 0 \\ 1 & 0 & 1 & 1 \end{Bmatrix}$

$$\overline{\text{CLR}} = \overline{Q_4 \cdot Q_3} \quad 12.5$$

Mod-12

	Q_4	Q_3	Q_2	Q_1
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1
Not Required	1	1	0	0

12

b) "REFER THE CIRCUIT IN QUESTION"

$D_3 = 1$ (EVEN PARITY Hamming Encoder)

$$D_5 = 0$$

$$D_6 = 1$$

$$D_7 = 0$$

$$P_1 = D_3 \oplus D_5 \oplus D_7 = 1 \oplus 0 \oplus 0 = 1$$

$$P_2 = D_3 \oplus D_6 \oplus D_7 = 1 \oplus 1 \oplus 0 = 0$$

$$P_4 = D_5 \oplus D_6 \oplus D_7 = 0 \oplus 1 \oplus 0 = 1$$

PRIORITY ENCODER

$$D_0 = 0$$

$$D_1 = P_1 = 1$$

$$D_2 = P_2 = 0$$

$$D_3 = P_3 = 1$$

$$D_4 = P_4 = 1$$

$$D_5 = D_5 = 0$$

$$D_6 = D_6 = 1$$

$$D_7 = D_7 = 0$$

Given,

$$D_0 > D_1 > D_2 > D_3 > D_4 > D_5 > D_6 > D_7$$

$$\begin{matrix} A = 1 \\ B = 1 \\ C = 0 \end{matrix}$$

These are SELECT LINE
for

8x1 MUX

$$A = S_2 = 1$$

$$B = S_1 = 1$$

$$C = S_0 = 0$$

12

8x1 Mux

$$S_2 = 1$$

$$S_1 = 1$$

$$S_0 = 0$$

$$F = I_6$$

$$I_6 = 0$$

So, $F = 0$ (output of 8x1 Mux)

Which is 'A' for 1 bit Magnitude Comparator. [1]


1-bit Magnitude Comparator $A = 0$

Thus,

$A = 0$	$B = 0$
$A < B (L) = 0$	
$A = B (E) = 1$	
$A > B (G) = 0$	

[1]

c) CMOS NOR GATE




TRUTH TABLE

A	B	Q_1	Q_2	Q_3	Q_4	V_{out}
0V	0V	ON	ON	OFF	OFF	5V
0V	5V	ON	OFF	OFF	ON	0V
5V	0V	OFF	ON	ON	OFF	0V
5V	5V	OFF	OFF	ON	ON	0V

[1]

5) a) Synchronous Counter (0, 1, 2, 3, 6)



Avoid Lock-out

Using J-K FF

Q _n	Q _{n-1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Solve K-MAP

1.5

J₂ K₂ K₂ map for Q₂:

Q ₁ Q ₀	00	01	11	10
Q ₂	1	0	1	0
Q ₂	X	X	X	X

$J_2 = \bar{Q}_1\bar{Q}_0 + Q_1Q_0$

J₁ K₁ K₁ map for Q₁:

Q ₂ Q ₀	00	01	11	10
Q ₁	X	X	X	X
Q ₁	1	1	0	1

$K_1 = \bar{Q}_0 + Q_0$

PS Q(F) Q(F+1) J₂ K₂ J₁ K₁ J₀ K₀

Q ₂	Q ₁	Q ₀	Q ₂	Q ₁	Q ₀	J ₂	K ₂	J ₁	K ₁	J ₀	K ₀
0	0	0	1	1	1	1	X	1	X	1	X
0	0	1	0	0	0	0	X	0	X	X	1
0	1	0	0	0	0	0	X	X	1	0	X
0	1	1	1	1	0	1	X	X	0	X	1
1	0	0	0	1	1	X	1	1	X	1	X
1	0	1	0	0	0	X	1	0	X	X	1
1	1	0	0	0	0	X	1	X	1	0	X
1	1	1	1	0	0	X	0	X	1	X	1

J₁ K₁ K₁ map for Q₁:

Q ₂ Q ₀	00	01	11	10
Q ₁	1	0	X	X
Q ₁	1	0	X	X

$J_1 = \bar{Q}_0$

J₁ K₁ K₁ map for Q₁:

Q ₂ Q ₀	00	01	11	10
Q ₁	X	X	0	1
Q ₁	X	X	1	1

$K_1 = \bar{Q}_0 + Q_0$

J₀ K₀ K₀ map for Q₀:

Q ₂ Q ₁	00	01	11	10
Q ₀	1	X	0	
Q ₀	1	X	X	0

$J_0 = \bar{Q}_1$

J₀ K₀ K₀ map for Q₀:

Q ₂ Q ₁	00	01	11	10
Q ₀	X	1	1	X
Q ₀	X	1	1	X

$K_0 = 1$


CIRCUIT DIAGRAM

1

b) ON-1
OFF-0

FAN3	FAN2	FAN1	ALARM
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

$ALARM = \sum m(0, 1, 2, 4)$
 $= \Pi M(3, 5, 6, 7)$



2

c) $128 K \times 8$

(i) data input and data output lines : 8 [1]


(ii) $128 K = 128 \times 1024 = 2^7 \times 2^{10} = 2^{17}$ [1]
17 Address Lines.

6) a) Solve Characteristic Table & Excitation Table [1]


Solve K-MAP

	$K\bar{A}_n$	$\bar{K}A_n$	$K\bar{A}_n$	$\bar{K}A_n$
\bar{J}	0	1	0	0
J	1	1	0	1

$$D = J\bar{A}_n + \bar{K}A_n$$
 [1]



5) SUCCESSIVE APPROXIMATION TYPE ADC



$$t_{CLK} \text{ for SAR} = (N \times 1) \text{ CLK cycle}$$

N CLKs.


$$1 \text{ CLK} = \frac{1}{f} = \frac{1}{1 \text{ MHz}} = 1 \mu\text{sec.}$$

N CLKs.

$$N = 4 \quad 4 \mu\text{sec.}$$

Explanation [2]

c) T-FF




$$f_{CLK} = 6 \text{ MHz} = t_{CLK} = \frac{1}{6} \mu\text{sec.}$$

(i) $T = 0 \Rightarrow Q(t+1) = Q(t)$ (No. change) [1]

$$\text{Dr. } f = 0 \text{ Hz}$$


(ii) $T = 1 \Rightarrow Q(t+1) = \bar{Q}(t)$ (Toggle)



$$f_{\text{output}} = \frac{1}{2} \times f_{CLK} = \frac{3 \text{ MHz}}{2} = 1.5 \text{ MHz}$$

[1]

7) a)



Condition -1
 $0 \rightarrow 1$
 $1 \rightarrow 2$
 $5 \rightarrow 6$
 $3 \rightarrow 4$

Condition -2
 $4 \rightarrow 3$
 $2 \rightarrow 1$
 $6 \rightarrow 5$
 $7 \rightarrow 6$

1.5

A	B	C	X	Y	Z
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	0	0
1	0	0	0	1	1
1	0	1	1	1	0
1	1	0	1	0	1
1	1	1	1	1	0

X

BC	$\overline{B}\overline{C}$	$\overline{B}C$	$B\overline{C}$	BC
0	0	1	0	0
1	0	1	1	0
2	1	0	0	1
3	1	0	1	0

$X = AC + BC + AB$
 0.5

Y

BC	$\overline{B}\overline{C}$	$\overline{B}C$	$B\overline{C}$	BC
0	0	1	0	0
1	0	1	1	0
2	1	0	0	1
3	1	0	1	0

$Y = A\overline{B} + \overline{B}C + AC$

CIRCUIT DIAGRAM 1.1

Z



BC	$\overline{B}\overline{C}$	$\overline{B}C$	$B\overline{C}$	BC
0	1	0	0	0
1	0	1	0	1
2	1	0	1	0
3	0	1	1	0

$Z = \overline{C}$
 0.5


b) 3 bit odd parity GENERATOR

$P_{ODD} = D_1 \oplus D_2 \oplus D_3 = D_1 \odot D_2 \odot D_3$
 $= \sum m(0, 3, 5, 6)$


D_3	D_2	D_1	P_{ODD}
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0



c) 2-bit Asynchronous UP/DOWN COUNTER
(Negative Edge Triggered)



8) a) SEQUENCE DETECTOR (0101) - Mealy Model -
(Overlapping is Allowed)



PS	NIS, 0/P	
	$x = 0$	$x = 1$
A	B, 0	A, 0
B	B, 0	C, 0
C	D, 0	A, 0
D	B, 0	C, 1

STATE Assignment

A \rightarrow 00
B \rightarrow 01
C \rightarrow 10
D \rightarrow 11

PS (a0) in			NS (a0) in		v/r	D ₁	D ₀
Y ₁	Y ₀	X	Y ₁	Y ₀			
0	0	0	0	1	0	0	1
0	0	1	0	0	0	0	0
0	1	0	0	1	0	0	1
0	1	1	1	0	0	1	0
1	0	0	1	1	0	1	1
1	0	1	0	0	0	0	0
1	1	0	0	1	0	0	1
1	1	1	1	0	1	1	0

$$D_1 = Y_0 X + Y_1 \bar{Y}_0 \bar{X} \quad [0.5]$$

$$D_0 = \bar{X} \quad [0.5]$$

$$Z = Y_1 Y_0 X \quad [0.5]$$

Appropriate
Circuit
diagram. [1]

Y ₁	Y ₀	X	Y ₁	Y ₀	X	Y ₁	Y ₀	X
0	0	0	0	1	0	0	0	1
0	0	1	0	0	0	0	0	0
0	1	0	0	1	0	0	0	1
0	1	1	1	0	0	1	0	0
1	0	0	1	1	0	1	1	0
1	0	1	0	0	0	0	0	0
1	1	0	0	1	0	0	0	1
1	1	1	1	0	1	1	1	0

$$D_1 = Y_0 X + Y_1 \bar{Y}_0 \bar{X}$$


Y ₁	Y ₀	X	Y ₁	Y ₀	X	Y ₁	Y ₀	X
0	0	0	0	1	0	0	0	1
0	0	1	0	0	0	0	0	0
0	1	0	0	1	0	0	0	1
0	1	1	1	0	0	1	0	0
1	0	0	1	1	0	1	1	0
1	0	1	0	0	0	0	0	0
1	1	0	0	1	0	0	0	1
1	1	1	1	0	1	1	1	0

$$D_0 = \bar{X}$$

Y ₁	Y ₀	X	Y ₁	Y ₀	X	Y ₁	Y ₀	X
0	0	0	0	1	0	0	0	1
0	0	1	0	0	0	0	0	0
0	1	0	0	1	0	0	0	1
0	1	1	1	0	0	1	0	0
1	0	0	1	1	0	1	1	0
1	0	1	0	0	0	0	0	0
1	1	0	0	1	0	0	0	1
1	1	1	1	0	1	1	1	0

$$Z = Y_1 Y_0 X$$

b) TTL - Totemp - pole (NAND)



Explanation [1.5]

Advantage:

1. Pullup Resistance is less, $R_C \downarrow \tau = \text{time constant is less.}$
2. Circuit is faster.

[1]