

Bipolar = The charge carriers pass through two dissimilar semiconductor material, so called Bipolar.

IN NPN \rightarrow from N to P & then from P to N

IN PNP \rightarrow from P to N & then from N to P

As the charge carriers pass through in one semiconductor material, called as Unipolar, example FET.


Junction = When two dissimilar materials joined (metallurgically) then a junction formed. Here two junctions are

Emitter Base Junction (EBJ)

Collector Base Junction (CBJ)

Transistor = Trans~~fer~~ ~~Res~~istor -

Basic Principle is the current I from a low resistance area is transferred by a semiconductor mechanism to a high resistance area, gives rise to an amplification action.




As $R > r$
the $IR > Ir$



What is BJT?

- It is semiconductor device
- It is a three terminal device
- Emitter - heavily doped.
- Base - Lightly doped.
- Collector - Moderately doped.



• Operation -


EBJ
Forward Bias
Reverse Bias
Forward Bias

CBJ

Reverse Bias \rightarrow Active
Forward Bias \rightarrow Cutoff (off)
Forward Bias \rightarrow Saturation (on)



• It can be used as amplifier in Active operation and it is required to act as a switch then operated between cutoff & saturation.

• Symbol -



Arrow head shows the direction of current.

• Doping Profile -



②

- ## Current Analysis in BJT

So current relations are \rightarrow

$$I_E = I_C + I_B \quad \text{--- (3)}$$

Derived Relation

$$\Rightarrow I_c = \beta I_B + I_{CEO}$$

Amphibien ?

ply means to increase the length of a week signal.

- Application of external ^{nal} DC voltage (having no information b/c $f=0$) is known as biasing. Due to the biasing the amplifier is prepared to amplify the i/p signal.
- If individual i/p signal is fed to Amplifier then actual replica can be produced at o/p.

Note

For Analysis & Design of Amplifier system

- DC Response
- open ckt capacitors
 - Remove AC inputs

- AC Response
- short ckt capacitors
 - Remove DC inputs
 - known as Small Signal Analysis

Biassing ?

Application of external dc voltage to the device for forcing the device to operate at a fixed level of current & voltage.

For maintaining of fixed level of current and voltage in the device on the entire characteristic is known as operating point / Bias point / Quiescent point / Q-point / Inactive point / still point.

Need of Biassing

Generally the BJT is used for amplification purpose. So it is needed to force the device to operate to provide an actual replica of a max possible i/p signal.

- The Base-Emitter should be Forward Bias & Collector-Base should be Reverse Bias

Means $V_{BEQ} \geq V_{BE_T}$

where V_{BE_T} is Base Emitter Junction Voltage.

& $V_{CEQ} \geq V_{CE_{sat}}$

- To maintain the zero signal collector current (I_C) should be greater than equal to individual signal current (i_c)

$I_C \geq i_c$

- Q-point should be chosen at the mid point of the load line for a given circuit for max possible i/p signal variation.

Means $V_{CEQ} = \frac{V_{CE_{max}}}{2}$ & $I_{CQ} = \frac{I_{C_{max}}}{2}$

- Other conditions are to be maintain are

$I_{CEO} \leq I_{CQ} \leq I_{C_{sat}} \text{ or } I_{C_{max}}$



$V_{CE_{sat}} \leq V_{CEQ} \leq V_{CE_{max}}$

$V_{CEQ} I_{CQ} \leq P_{C_{max}}$

[where $P_{C_{max}}$ or P_D is the max collector dissipation level provided in the specification sheet]

Power Dissipation (Max)

Denoted by $P_{C_{max}}$ or P_D

Defined by $P_{C_{max}} = V_{CE} I_C$



Note This max rating is decreased 5mw for every 1° rise in temperature above 25°C.

(Q) How to draw max rating curve in a characteristic curve if $P_{C_{max}}$ or P_D is specified for a BJT? Explain pictorially.

Load Line

The line between max^{o/p} voltage & max^{o/p} current in the device output side used as amplifier.

The amplifier uses two voltages, one is constant dc bias voltage and other one is ac signal voltage. So two load lines can be defined for one amplifier ckt.



- Two load lines intersect at a point, that point is Q-pt.



- AC load line gives the idea of max change of o/p current & o/p voltage in the device due to application of ac signal.

DC Load line -

$$I_{Cmax} \text{ or } I_{Csat} = \frac{\text{DC Voltages at o/p Loop}}{\text{Resistance at o/p Loop}} \quad \left| \begin{array}{l} \text{short ckt} \\ \text{the device} \end{array} \right.$$

$$V_{CEmax} = \text{DC Voltages at o/p Loop} \quad \left| \begin{array}{l} \text{open ckt} \\ \text{the device} \end{array} \right.$$



AC Load line -

$$I_{Csat} = I_{CQ} + \frac{V_{CEQ}}{R_{ac}}$$

$$V_{Cmax} = V_{CEQ} + I_{CQ} R_{ac}$$

where R_{ac} = Available load resistance at o/p side

Example Find & draw dc & ac load line of the CE ckt given & what is the max peak-to-peak signal that can be obtained?



DC Load line

$$I_{Csat} = \frac{V_{CC}}{R_C + R_E} = 4 \text{ mA}$$

$$V_{CEmax} = V_{CC} = 20 \text{ V}$$

Q-pt Calculated

$$(V_{CEQ}, I_{CQ}) = (10 \text{ V}, 2 \text{ mA})$$

AC load line

$$R_{ac} = R_C || R_L = 2 \text{ k}$$

$$\therefore I_{Csat} = I_{CQ} + \frac{V_{CEQ}}{R_{ac}} = 7 \text{ mA}$$

$$V_{CEmax} = V_{CEQ} + I_{CQ} R_{ac} = 14 \text{ V}$$

for Max Peak

$$I_{CQ} * R_{ac} = 4 \text{ V} = \text{Max peak o/p signal}$$

$$\text{So Max Peak to Peak o/p signal} = 2 * 4 \text{ V} = 8 \text{ V}$$

Note

If the voltage gain of the amplifier is 40 then the max i/p signal that should give an unclipped o/p signal is.

$$V_i = \frac{V_{out}}{A_v} = \frac{8 \text{ V}}{40} = 0.2 \text{ V}$$

So V_i should be peak to peak of 0.2 V.

DC Load line for an Amplifier

$$\text{So } I_{C \text{ sat}} = \frac{30\text{V}}{5\text{k}} = 6\text{mA}$$

$$V_{CE \text{ max}} = 30\text{V}$$


$$\text{Load eqn. } I_C = -\frac{V_{CE}}{R_C} + \frac{V_{CC}}{R_C}$$

Here $I_C = -mx + C$ straight line eqn.
having slope $m = -\frac{1}{R_C}$


calculated

$$I_{CQ} = 2\text{mA}$$

$$V_{CEQ} = 20\text{V for the ckt.}$$



Assume $\beta = 100$
& Ideal BJT
means $V_{BE} = 0\text{V}$









Defn of Q-Point/Bias Point/Operating Point.

It is the point on the dc load line, which represents the value of I_C & V_{CE} that exists in a BJT ckt (amplifier) when there is no i/p signal is applied.

If there is a change in R_B & β occurs the Q-pt shifted on the load line.

For best position of the Q-pt for max use of amplifier ckt is mid point of the load line.

Different Bias Arrangement



DC Analysis

- Learn how to draw dc load line for different ckt
- Learn how to locate Q-pt.

- To find out I_{BQ} = Fixed Base Current, I_{CQ} = Fixed Collector Current.
 I_{EQ} = Fixed Emitter Current.

- To find out terminal voltages of the device.

V_{CE} = Voltage betⁿ Collector & Emitter

V_{BE} = Voltage betⁿ Base & Emitter

V_{CB} = Voltage betⁿ Collector & Base.

- To find out terminal voltages w.r.t. reference^{as} ground.

$$\begin{aligned} V_B &= ? \\ V_C &= ? \\ V_E &= ? \end{aligned}$$

