

Question 1 [1 x10]

Consider a register R1 contains a value 10111000 and R2 contains 10110010. What will be the value of carry, zero and overflow flags after the execution of the instruction **ADD R1. R2** // R2 is the destination A processor has 48 distinct instructions and 28 general (b) purpose registers. A 32-bit instruction word has an opcode, two register operands and an immediate operand. Assuming that the immediate operand is an signed integer, what is the maximum value of the immediate operand? What is the use of Y and Z register in single bus CPU (c) organization? A RAM chip has 8 address lines, 8 data lines and 2 chip (d) select lines. What will be the total number of memory locations? Explain the role of dirty bit in write-back cache protocol. (e) (f) There are p input lines q output lines for a decoder that is used to uniquely address a byte addressable 2KB RAM. What is the minimum value of p+q? The interleaved memory system is divided into 8 number (g) of memory modules. Each module consists of 64 words. The consecutive words are located in consecutive modules. Give the layout of memory address showing the address in module and the module fields. (h) Represent -(200)₁₀ into IEEE-754 single precision floating point format. Performs two time arithmetic shift right operation on: (i) 10101 What is vectored interrupt technique? (i)

QUESTION 1 ANSWER






H) S = 1, E' = 1000 0110, M = 100 10000 (23 bits)

```
(i) 1010 1

> 11010

> 11101

(i) vectore intermupt is a processing technique in which the intermupting device directs the processor to the appropriate intermupt service routine.
```



2.	(a)	Write the assembly code to evaluate the following arithmetic expression: $Z = (P - Q + R) * (S / T * U) / V$ i) Using an accumulator type computer with one address instructions. ii) Using a stack organized computer with zero-address operation instructions. iii) Using RISC computer instruction format. Evaluation Scheme: If one part is correct then give two marks. If two parts are correct then give three marks. If all parts are correct then full marks(4) will be awarded.	[4]
	(b)	Explain the following addressing modes with examples: i. Relative mode ii. Immediate mode ii. Memory indirect mode iv. Autoincrement mode. Evaluation Scheme: Each part carries one mark.	[4]

QUESTION 2 ANSWER

HON Z ANSWER	
Section-B Section-B Delta Z= (P-Q+R) * (S/T*V)/V (i) using Accumulator (ii) using stack Load P Sub Q Add R Store RI Load S Div T MUL U MUL RI Div V SHORE Z Section-B S(S/T*V)/V Push V Push P Push S Push T Div Push U Mul Push V Div Push V Div Pop Z	Load P, R, Load R, R3 Load R, R3 Load S, R4 Load V, R4 Sub R1182, R8 Add R8, R3, R9 BDIV R4, R5, R10 Mul R9, R11, R12 DIV R12, R4, R13 Store R13, Z
E) Relative mode X(PC) = E.A = X+PC This mode is used to specify the breanch instruction. 1000: Breanch > 0 100 1004: New instruction (ii) Immidiate mode -> In this mode, Operand is gimen and the property of the prop	c = 1004 +100 = 1104
722	

(iii) Memory indirect mode

In this mode, the effective address of the operand
is the content of a memory location.

MOV (1000), Ro E.A.= M[1000]

RO F M[M[1000]]

(iv) Autoincrement mode

The this mode, the effective address of the openand is the content of a register in the instruction.

(Ri) + Ex: MOV (RI) + 1 R2: EA = RI

: R2 + M[RI]

R2 + R1+4

3.	(a)	Write the sequence of control steps for the following instructions for multi bus CPU organization AND R2, (R1) // R2←[R1]+R2 MUL R1, NUM //R1 the destination Evaluation Scheme: Each part carries two marks. Here step marks may be awarded appropriately.	[4]					
	(b)	Explain the following instructions with example:						
		i. LOAD ii. EI iii. Compare iv. CALL						
		Evaluation Scheme: Each part carries 0.5 mark. [0.5 x 4]						
		Explain the working principle of Hardwired control unit design along with neat diagram. [2 mark]						
		Evaluation Scheme: Diagram [1 mark], theory[1 mark]						

QUESTION 3 ANSWER

```
(i) P(out, R=B, MARIN, Read, InePc

(ii) NMFC

(iii) MDROWB, R=B, IRIN

(iv) RIOWB, R=B, MARIN, Read

(v) WMFC

(vi) MDROWB, Reowd A, Select A, Add, Rein, End

MUL R, NUM II R, is the destination

RI + M[NUM]


(i) P(out, R=B, MARIN, Read, InePc

(iv) MDROWB, R=B, IRIN

(iv) oftsed-fleid-of-Irowa, select A, R=A, MARIN, Read


(v) WMFC

(vi) MDROWB, R=B, Riin, End.
```



4.	(a)	A processor has 32 integer registers and 16 floating point registers. It uses 16-bit instruction format. It has two types of instructions: Type-I and Type-II. Each Type-I instruction contains an opcode, an integer register and a 4-bit immediate value. Each Type-II instruction contains an opcode and two floating point register and one integer register. If there are 48 distinct Type-I opcodes, then what is the maximum number of distinct Type-II opcodes possible?	[4]
	(b)	Write the micro routine for the following instruction. Assume second operand is the destination. I. ADD 50(R1), R2 II. MUL (R3)+, R4 Evaluation Scheme: Each part carries two marks. Here step marks may be awarded appropriately.	[4]

QUESTION 4 ANSWER



Micro Madine using single by

Add 50(Ri), R2: R2 + R2+M[50+Ri]

(i) PCood, MARIN, Read, Selled 4, Add, Zin

(ii) Zood, PCin, WMfC

(III) MDROW, IRIN

(IV) offsed-fleld-of-IROW, Vin

(V) RIOW, Selled Y, Add, Zin

(Vi) Zowd, MARIN, Read

(VII) R2 out, Vin, WMfC

(VIII) MDROW, Selled Y, Add, Zin

					2000													
-	100 . 1	00-1	MARIA	Road	MDROW	arin)	Yin	seied	Add	Zin	2014	RIDUAL	Ramed 1	Rein.	MMCC	Read	End	divid a Rou
+	1 (000	0	1	1	0	0	0	-	1		0	0	0	0	0	0	0	0
4	1 1	1	0	10	0	0	0	0	0	0	1	0	0	0	1_	0	0	6
I			0	10	1	1	0	0	10	0	0	10	0	0	0	0	0	0
TI	0	0			-	0	1	0	10	0	10	10	10	0	0	0	0	1
W	10	0	0	0	0		-	-	A		1	10	10	1.0	10	0	0	0
V	0	0	0	0		0	0	12	1	1	1 2	7	10	10	10	1	0	0
-	-	10	11	- 10	10	10	0	10	0	11	-		1	0	11	0	0	0
TI	0	-	1		0 0	10	12	-0	0	0 0	10	0 0) 1			0	0	0
W	0	10	10			1	+	0 "	1	1	10) (20	19	10		1	
	-	0	10) [0 1	10		017	-	1	I	0/0	0/0	1 -	- 10	10	-	0
1111	0	1	1	5	00	10		010	1	0 4 =		0		1	1	1		
TX	10	10		1	010			-	1	1	1	1						

II. MUL (R3)+, R4 ! R4 + R4 + M[R3]
R3 + R3+4

- (i) P Cout, MARIN, Read, Select 4, Add, Zin
- (ii) Zout, PCin, Yin, WMFC


(IX) Zond, Rein, End


- (III) MDROLD, IRin
- (iv) RBOLD, MARIN, READ
- (V) Ryoud, Yin, WMFC
- (N1) MDROW, select Y, Mult, Zin
- (VII) 20w1 Ruin
- (VIII) R30W, Select 4, Add, Zin
- (1x) Zoud, Roin, End.

		- 1										_			
1 PCOS PCin MARIN	Read	MDROW	2Rin	Min)	Seled y	Add	Zin	Zad	Road	Report	183 17A	DMIC	Read	End	dased-Trav
111011	1	0	0	0	1	10	1	0	0	0	0	0	0	0	0
Etatita	0	0	0	1	0	0	0	1	0	0	0	11	0	01	0
111 0 0 0	0	1	1	0	10	0	0	0	0	0	0	0	0	0/0	
IN 1000 1	1	6	0	10	10	0	0	0	1	0	00	0	0 10	0 0	1 62
V 0 0 0	0	1 0	18	10	1	0	1 1	0	8	0	00	6	0 0		3
VI 0 0 0	0	0	0	0	0	0	0	1	0	0	0 11	0 0	0	0	2 10 10
VIII 0 0 0	0	0	0	0	1	1	0 1	1.	1	•		0	0 0	1	*
1x 000	0	0	0	10	0	0	0 0	1	0	0	10	0 0	1	0	
			VIII I			1			-		-	1	4	1000	

5.	(a)	Assume a program consists of 64 pages and a computer has 32 frames in memory. A page consists of 4K words and memory is word addressable. Currently, page 0 is in frame 20, page 6 is in frame 12, page 7 is in frame 31 and page 9 is in frame 28. No other pages are in memory, i.e., only page number 0, 6, 7 and 9 are there in the memory. Translate the following logical addresses into the physical addresses. I. 00 1001 0100 1111 0000 II. 00 0110 0010 0011 0100 Evaluation Scheme: Each part carries two marks.	[4]
	(b)	A computer uses RAM chips of 128 X 4 capacity. Design a memory capacity of 1K X 16 by using available chips. Evaluation Scheme: Here step marks may be awarded appropriately.	[4]

QUESTION 5 ANSWER





- 6. (a) A computer system uses 16-bit memory addresses. It has a 4K-byte cache organized in a 2-way set associative manner with 32 bytes per cache block. Assume that the size of each memory word is 1 byte.
 - (I) Calculate the number of bits in each of the Tag, set, and word fields of the memory address.

[4]

(II) When a program is executed, the processor reads data sequentially from the following word addresses:

256, 270, 4352, 4365, 256, 4352

All the above addresses are shown in decimal values. Assume that the cache is initially empty. For each of the above addresses, indicate whether the cache access will result in a hit or a miss.

Evaluation Scheme: Here first part is 1 mark and second part is 3 marks. For each memory reference 0.5 will be awarded. [1+3]

(b) Consider a 4-way set associative mapped cache of size 1MB with block size 1 KB. There are 9 bits in the tag. Find the size of main memory and the size of the tag directory.


What is the importance of valid bit with respect to cache coherence problem.

Evaluation Scheme: Size of MM [1 mark]

Size of tag directory [2 Marks]

Valid bit [1 mark]

QUESTION 6 ANSWER




Valid bit:

when cache contain a block of information but that content is not exist in main memory in that case valid bit will be set to 0.

7.	(a)	Perform the following division operation using non-				
		restoring method. 14 ÷ 5.				
		Evaluation Scheme: Here step marks may be awarded				
		appropriately.				
		11 1 7				
	(b)	Multiply (-13) X 12 using Booth's algorithm.	[4]			
		Evaluation Scheme: Here step marks may be awarded				
		appropriately.				
		appropriatery.				

QUESTION 7 ANSWER




8.	(a)	Explain the working principle of I/O transfer method that facilitates transfer of bulk data from hard disk to main memory with the highest throughput? Evaluation Scheme: Diagram [2 marks] Theory [2Marks]	[4]
	(b)	State how isolated I/O is different from memory mapped I/O. Explain nesting of interrupt requests. Evaluation Scheme: Difference [2 Marks] Nesting of interrupt request [2 Marks]	[4]

QUESTION 8 ANSWER

(a) DMA Transfer Technique

DMA controller can transfer a block of data from an external device to the processor, without any intervention from the processor. However, the operation of the DMA controller must be under the control of a program executed by the processor. That is, the processor must initiate the DMA transfer. To initiate the DMA transfer, the processor informs the DMA controller of: Starting address, Number of words in the block, Direction of transfer (I/O device to the memory, or memory to the I/O device). Once the DMA controller completes the DMA transfer, it informs the processor by raising an interrupt signal.



(b)

I/O Mapped I/O	Memory Mapped I/O

I/O Mapped I/O	Memory Mapped I/O
I/O device is treated as an I/O device and hence given an I/O address.	I/O device is treated like a memory device and hence given a memory address.
I/O device has an 8 or 16 bit I/O address.	I/O device has a 20 bit Memory address.
Decoding is easier due to lesser address lines	Decoding is more complex due to more address lines
Decoding is cheaper	Decoding is more expensive
Works faster due to less delays	More gates add more delays hence slower
Allows max $2^16 = 65536$ I/O devices	Allows many more I/O devices as I/O addresses are now 20 bits.
I/O devices can only be accessed by IN and OUT instructions.	I/O devices can now be accessed using any memory instruction.