


SPRINGER MID-SEMESTER EXAM-2017

SOLUTION SCHEME

①

1.(a)



11

$$\text{Op-code} = 2^6 = 6\text{-bits}$$

$$\text{Reg. operand} = 2^6 = 6\text{-bits}$$

$$\text{Immediate operand} = 32 - (6 + 6 + 6) = 14\text{-bits}$$

$$\text{Maximum value of the immediate operand} = 2^{14} - 1$$

(b) To support LOAD-multiple and STORE-multiple.

11

(c) Difference between RPC and PC

11

(d) R1 = 11010101

11

As shift #2, R1

After shift R1 = 11110101

To know the decimal value:

$$R1 = 11110101$$

$$1's \text{ complement} = 0001010$$

$$+ 1$$

$$0001011$$

$$\text{Ans} = -11$$

(2)

(e)

	<u>Instruction</u>	<u>Data Reference</u>	<u>1</u>
	MOV R1, (3000)	→ 1	
Loop:	MOV R2, (R3)	→ 1	
	ADD R2, R1	→ 0	
	MOV (R3), R2	→ 1	
	INC R3	→ 0	
	DEC R1	→ 0	
	BNZ LOOP	→ 0	
	HALT	→ 0	

Loop will rotate for 10 times.

$$\text{Total} = 1 + 10(1+1) = 21$$

2.

(a) Diagram 1
working principle 1

(b) $Z = (A - B + C) * (D / E * F) / G$

(i) One-address Instruction 1

LOAD	A	// AC ← [A]
SUB	B	// AC ← [AC] - [B]
ADD	C	// AC ← [AC] + [C]
STORE	S	// S ← [AC]
LOAD	D	// AC ← [D]
DIV	E	// AC ← [AC] / [E]
MUL	F	// AC ← [AC] * [F]
MUL	S	// AC ← [AC] * [S]
DIV	G	// AC ← [AC] / [G]
STORE	Z	// Z ← [AC]

(ii) Zero-Address Instruction

11

PUSH A
 PUSH B
 SUB
 PUSH C
 ADD
 PUSH D
 PUSH E
 DIV
 PUSH F
 MUL
 MUL
 PUSH G
 DIV
 POP

(iii) RISC Instructions:

11

LOAD A, R1
 LOAD B, R2
 SUB R1, R2, R1
 LOAD C, R3
 ADD R1, R3, R1
 LOAD D, R4
 LOAD E, R5
 DIV R4, R5, R4
 LOAD F, R6
 MUL R4, R6, R4
 MUL R1, R4, R1
 LOAD G, R7
 DIV R1, R7, R1
 STORE R1, Z

(4)

3. 1. PCout, MARin, Read, select 4, ADD, Zin

(a)

2. Zout, PCin, Yin, WMFC

3. MDRout, IRin

4. R1out, MARin, Read

5. Address field of IRout, Yin, WMFC

6. MDRout, select Y, MUL, Zin

7. Zout, MDRin, R1out, MARin, WRITE

8. WMFC, End

2.5

(b) 1. PCout, MARin, Read, select 4, ADD, Zin

2. Zout, PCin, Yin, WMFC

3. MDRout, IRin

4. R1out, select 4, SUB, Zin

5. Zout, R1in, MARin, Read

6. R2out, Yin, WMFC

7. MDRout, select Y, DIV, Zin

8. Zout, R2in, End.

2.5

$$H. (a) S_5 = T_1 + T_3(I_2 + I_4)$$

1/2

$$S_{10} = T_2(I_2 + I_3) + T_3 \cdot I_4 + T_4(I_1 + I_3) + T_5(I_2 + I_4)$$

1/2

size of step decoder $\rightarrow 3 \times 8$

1/2

size of Instⁿ decoder $\rightarrow 2 \times 2$

1/2

(b) Diagram

1

working principle

1

Advantage & Disadvantage


1

(5)

5. (a) XOR $\frac{1}{2}$
 Rotate $\frac{1}{2}$
 compare $\frac{1}{2}$
 shift $\frac{1}{2}$

(b) 1. PCout, R=B, MARin, Read, IncPC $\frac{3}{}$
 2. ~~MDR~~ WMFC
 3. MDRoutB, R=B, IRin
 4. RIoutB, R=B, MARin, Read
 5. R2outA, WMFC
 6. MDRoutB, select A, ADD, R2in, End.

6. (a) Diagram $\frac{1}{}$
 Explanation $\frac{1}{}$



(i) EA = [RI] = 100 $\frac{1}{}$
 (ii) EA = 500 + 1002 = 1502 $\frac{1}{}$
 (iii) EA = 500 + 100 = 600 $\frac{1}{}$

6

7. (a) (i) OK.

1/2

(ii) ERROR: scalar factor can only be 1, 2, 4, or 8. 1/2

(iii) OK.

1/2

(iv) ERROR: ESP can't be used as index register.

1/2

(b) (i) Index with displacement mode 1

(ii) Base with index mode 1

(iii) Base with index and displacement mode. 1