





FOURTH SEMESTER EXAMINATION-2011


DIGITAL ELECTRONIC CIRCUITS [EC 402]

Full Marks: 60

Time: 3 Hours


Answer any SIX questions including Question No.1 which is compulsory. The figures in the margin indicate full marks. Candidates are required to give their answers in their own words as far as practicable and all parts of a question should be answered at one place only.

- 1. a) Show that NAND and NOR operations are not associative. 11×10
 - b) What is the range of signed decimal numbers that can be represented by 6 bit binary number in 1's . compliment form? Justify.
 - c) What is the difference between positive and negative * logic?
 - d) What is the number of 4 × 16 decoders required to design a 8 × 256 decoder? Justify.
 - e) What is the difference between SRAM and DRAM?
 - Why is the fan-out of CMOS very high?
 - Design a two-input n-mos NOR gate (only n-mos).
 - h) In a 4-bit weighted resistor D/A converter, the resistance value corresponding to LSB is 32 K Ω . Find the resistance value corresponding to the MSB.
 - i) A 4-bit synchronous counter uses Flip-Flop with overall propagation delay time of 15ns each. What will be the maximum possible time required for the change of state?



j) Find out the resulting output (Q(t)) of the FF for next 6 clock out as assuming initial condition (Q=0 and \overline{Q} =1) for the following circuit in Figure-1(J).






2. a) Design a Johnson counter using D-FF to generate 8 timing signals. Make sure that the counter will be initialized with count value 0 (all FFs in reset state) when it is turned ON. Determine the count sequence for this counter and draw the decoding circuit needed to decode each state.




[5

 Find out all the states and the modulus of the counter shown in Figure-2(b). (Assume initially Q₂ Q₁ Q₀=111).




recognized as logic-1 output is 4.5V. A negative noise voltage signal of 0.5V is added in the interconnecting wire between A and B. The noise margin is given as 0.3V. Find out the output of inverter B. Justify.



 d) Derive the Boolean expression f for the circuit implemented in Figure-8(d) using 2-input multiplexers.

[2





8. a Reduce the number of states in the state diagram given in the Figure-8(a).





Figure-8(a)

b) The waveform shown in the Figure-8(b) are applied to a positive edge-triggered JK-FF with active low PRESET and CLEAR. Draw the output waveform (Assume initially Q(t)=0).

0/0



c) In the circuit given in Figure-8(c), inverter A is driving inverter B. The minimum output voltage that can be



[2


[2

For the ring oscillator circuit shown below. Draw the output waveform $v_0(t)$ and find out the fundamental frequency of the oscillator if the propagation delay of each inverter is 100 pico sec. (Assume $v_0(t)=0$ for t=0). Figure-2(c).

[2

[4

[3




3. a) Give the PLA realization of the following functions using PLA with 3 inputs (A, B, C) and 4 outputs.

$$F_1$$
 (A, B, C) = \sum m (0, 1, 2, 4, 6)
 F_2 (A, B, C) = \sum m (0, 2, 6, 7)
 F_3 (A, B, C) = \sum m (3, 6)
 F_4 (A, B, C) = \sum m (1, 3, 5, 7)

b) Design a complex CMOS function as given below $F = \overline{(A.B + C.D)E}$

c) A 4-bit DAC circuit (Resolution=IV) is connected to a 3-bit up counter, as shown in the following figure.

Draw the output waveform v₀(t). (Assume Q₂ Q₁ Q₂=000 at t=0) {Figure-3(c)}.



- 4. a) Design an Astable multivibrator using 555 timer to generate a square wave of 2KHz frequency with 50% duty cycle.
 - b) With the help of a neat diagram explain the working of a two-input open-collector TTL NAND gate.
 - c) A certain memory has a capacity of 8K × 16.
 - (i) How many data I/P and O/P lines does it have?(ii) How many address lines does it have?
 - d) Design a 4K RAM using 1K RAM chip with chip select input.

16

[3

- a) Design a synchronous sequential circuit which produces an output z=1, whenever any of the following input sequences 1101 or 1001 occurs. The circuit resets to the initial state after a 1 output is generated.
 - b) Draw the logic symbol and logic diagram of a 4-bit PISO shift Register using D-FF.
 - c) Determine the number of Flip-Flops and decoding gates required to design MOD-10 counter for the following topology:
 - (i) Ring Counter (ii) Johnson Counter
- 6. a) With the help of a neat diagram and suitable example explain the working of successive approximation type

- A/D converter circuit. Compare its conversion time with the counter type A/D for a clock speed of 500 KHz.
- b) Implement the following Boolean function using one4:1 MUX and external gates

$$F(A B C D) = \sum (1, 3, 4, 11, 12, 13, 14, 15)$$

[4

[3

[2

[2

- c) (i) Add (-31.5)₁₀ and (-93.125)₁₀ using 2's [2 compliment arithmatic.
 - (ii) What is the Radix of the numbers if the solution to the quadratic equation $x^2-10x+31=0$ is x=5 and z=8?

 (x-5) (x-8) = 0 = $x^2-13x+400$ = x=6 = x=
- a) Design a MOD-6 Ripple down counter using negative edge triggered JK-FF.
 - b) Design an alarm circuit using logic gates for which the specification is given as following:

 "The ALARM output is 1 if the PANIC input is 1, or if the ENABLE input is 1, the EXITING input is 0 and the house is not SECURE; the house is SECURE if WINDOW, DOOR and GARAGE inputs are all 1".
 - c) State the differences between Mealy and Moore model for the following:
 - (i) Output (ii) Speed (iii) No. of states
 - d) What is the main problem associated with Binary parallel adder circuit and how is that overcome by using the look-ahead-carry adder circuit?

Solution Ghanzshyam Rout
Fourth Semester Examination 2011 986/096/93

Digital Electronic Circuits (EC 402)

B Tech (Regular)

1) (a) NAND is not associative $(A \cap B) \cap C \neq A \cap (B \cap C)$ $(A \cap B) \cap C) = f(A, B, C) = \sum m(0, 1, 2, 3, 7)$ $(A \cap B) \cap C) = f(A, B, C) = \sum m(0, 2, 4, 6, 7)$ NOR is not associative $A \cup (B \cup C) \neq (A \cup B) \cup C$ $C \cap C \cap C \cap C$ $C \cap C$ $C \cap$


- (b) Range \Rightarrow (-31) to (+31) including +0 & -0 for a n-bit binary no- in 1's compliment form 3 range = $(-(2^{n-1}-1))$ to $(2^{n-1}-1)$
- (c) If the voltage livel assigned to logic 1 is more bositive than the voltage livel assigned to logic 0 such logics are called bositive logic. By while neverse of the +ve logic is called negative logic.
 - (d) Seventeen (16+ \$1)


 16 to get the output and one to select one out of 16 decoders.
 - Binary info. is stored en the latches

Binary information is stored in the form of charges on mos capacitors which needs to be refreshed beniedically.



(f) cmos has a higher input impedance so it draws almost zero current from the driving gate so it has a high fan-out value.






(h)
$$(R)_{LSB} = 32 \text{ k}\Omega$$
 (4 bit weighted resistor DAC)
 $(R)_{MSB} = 4 \text{ k}\Omega$.

(i) In case of synchronous counter all the FFs change their states simultaneousily. So may. bossible time for change of state will be 15 ns (overall brobagation delay of any ff)

(1)
$$J = Q \oplus \overline{Q} = 1 \qquad J = Q \oplus \overline{Q} = 1$$


$$k = 0 \qquad \text{or} \qquad k = 1$$

-2)(b) The counter health to count $Q_2Q_1Q_0=111$ if the state of the counter reaches $Q_2Q_1Q_0=010$ from the circuit, counter goes through following states in the application of clock pulses.




finally modulus of the counter = 6

- 2)(c) Plat of Vo(t) with time will be as following



Time Period T= $1000 \text{ ps} = 10^{-9} \text{ sec}$ Fundamental freq. $f = \frac{1}{7} = 10^{9} \text{ Hz}$. 2) a) 4-bit Johnson Counter go through 8 different states (1000, > 1100 > 1110 > 1111 → 0111 → 0011 → 0001 → 0000)



Initially RESET = 0 => count value = 0

Then RESET = 1 and applying clock bulser.

Clock Pulse	Q1 Q2 Q3 Q4	Count value.	AND-Jule
0	0 0 0 0	. 0	5, 94
1	1 0 0 0	8	81 2-
2	1 1 0 0	12	Q ₂ Q ₃
3	1110	14	03 84
4		15	8,84
5	0 1 1 1	2	0, 02
6	0 0 1 1	3	
7	0 0 0 1		0309
8		0	E2

3) a) On simplification using k-mab, $F_{1}(A,B,C) = \sum_{i} m(0,1,2,4,6)$ $= C + \overline{A}.\overline{B} = \overline{BC + AC}$

$$F_{2}(A,B,C) = \sum m (0,2,6,7) = -AB + \overline{AC}$$

$$F_{3}(A,B,C) = \sum m (3,6) = \overline{ABC} + AB\overline{C}$$


$$F_{4}(A,B,C) = \sum m (1,3,5,7) = C$$

3


(5)


PLA programming table,

1 Product 1	um	Inputs			(c))(T) (t)(T)			
1100000	A	В	C	The state of the s	2	-1	F4_	
1 AC	1	n u l	1	1 \	-	-	-	
2 B C	<u>-</u>	1 .	1	1	1	-		
3 AB	1	l	_	_	1	-	-	
4 ĀC	0	-	0	_	_	1		
5 ÃBC	0	1		<u> </u>	_	1	-	
6 ABC	1	1	0		-	_	1	
7 (,) -	1	_	\$6	,	_)



PLA realization of the functions.






4) (a) In an astable multivibrator using 555 $t_1 = 0.693 (R_A + R_B) C$

$$t_1 = 0.693 (R_A + R_B) C$$
 $t_2 = 0.693 R_B C$

t, = 0.693 RBC

To get 50% duty cycle(i) RA << RB

or (ii) A diode can be connected across RB to get a perfect square wave.




(i)
$$t_1 = t_2 = 0.693$$
 $R_B C = \frac{1}{2f}$

Toutput Kake Sp = 2k2 (Assource) $R_{B} C = \frac{0.25 \times 10^{-3}}{0.693}$

$$R_{A}C = R_{B}C = \frac{0.25 \times 10^{-3}}{0.693}$$

4(b) Two input open-collector TTL-NAND gate




4 (c) (i) Datas input = 16 lines } word length
a output = 16 lines }

(ii) Address lines \Rightarrow 8k evords = 13 2^{13} words


4 (d)

62)



5) (a) Mealy model

0



So - Renet

S2 - "10"

52 - "11"

Sa - "110"


Se - "100

State rable - As ber the state diagram

Final Circuit - As per the final expression.








5) (c)		Topology	No. of FF	No of decoding
	i)	Ring	10	O
1	ij)	Johnson	5	Jo

6) (a) 4-bit Successive Approximation type APC



Conversion time (4 bit Successive approximation

= 4 x 2 MS = 8 MS


while for 1 bit counter tube and will he

while for 4-bit counter type ADC will have made possible conversion time = 24 x 2 ms = 32 ms

6)(b)
$$f(A,B,C,D) = \sum m(1,3,4,11,12,13,14,15)$$

A	В	C	D		F	
0	0	0	0		O	
O	0	0			1	f = D
0	0)	0		0	7
0	O	1	1		1_	
0	1	0	0	T	1	
0	1	0	1		0	$f = \overline{C+D}$
Ø	1	1	0	1	0) -
0)	1	1	1	0	
	_	-0	b	- 1	0	9
l	0		o 1		0	(C.D
ľ	O	((0	t = C.D
1	0		0		U	
Ĩ	0		1)		1	_
1	_ 1		0 0)	
,	f 1		0 1)	
	1 1		1 0		. 1	f = 1
	1 1		1 1)	
	1				- N	


Implementation




(ii) Base of the number system = 13


$$\chi^2 - 10x + 31 = 0$$
 $\chi^2 - 13x + 40 = 0$
 $(10)_h = (13)_{10} & (31)_b = (40)_{10} \Rightarrow b = 13$







7) (b)



7(c) (i) Output => 0/p depends on 1/p & P.S. in Mealy machine
0/p depends on the Present State in moore


(ii) Speed => Mealy has higher speed than moore


(iii) No. of States => No. of states is more in moore


machine.

7(d) In the case of binary parallel adder, the speed with which an addition can be performed is governed by the time required for the carries to propagat or ripble through all the stages of the addir.

The look ahead carry adder speeds up process by eliminating this ripple carry delay. It examines all the 1/p bits simultaneously also generates the carry-in bits for all the stages simultaneously.







 $V_{c_A} = 4.5 V$ $V_{i_B} = 4.0 V$ (Noise voltage = 0-0.5 V)

$$g(d)$$
 $f = (\overline{B}C + B\overline{C}) \cdot A$



VIH at B = 4.5-0.3 = 4.2 V Since input to Invertor B is not logic 1 so the final output will be unditermine