Exp 1 to 8 All HDL Codes with Testbench

Experiment 1:

SOP implementation of Boolean function using $F(A, B, C) = \sum (1,3,6,7)$ using NAND gates.




Figure 1: SOP implementation of Boolean function using NAND gates.

```
module SOP ( output F, input A, input B, input C );
    wire w1,w2,w3;
    nand NAND1 (w1,A,A);
    nand NAND2 (w2,A,B);
    nand NAND3 (w3,w1,C);
    nand NAND4 (F,w2,w3);
```

endmodule

POS implementation of Boolean function using $F(A, B, C) = \prod (0,2,4,5)$ using NOR gates.




Figure 2: POS implementation of Boolean function using NOR gates.

```
module POS ( output F, input A, input B, input C );
    wire w1,w2,w3;
    nor NOR1 (w1,A,A);
    nor NOR2 (w2,A,C);
    nor NOR3 (w3,w1,B);
    nor NOR4 (F,w2,w3);
```

endmodule

Design Problem:

Warning indicator using NAND and NOR gates.




Figure 3: Implementation of warning indicator using NAND gates.

```
module warning_indicator ( output F, input A, input B, input C );
    wire w1,w2,w3;
    nand NAND1 (w1,A,B);
    nand NAND2 (w2,B,C);
    nand NAND3 (w3,A,C);
    nand NAND4 (F,w1,w2,w3);
endmodule
```




Figure 4: Implementation of warning indicator using NOR gates.

```
module warning_indicator ( output F, input A, input B, input C );
    wire w1,w2,w3;
    nor NOR1 (w1,A,B);
    nor NOR2 (w2,B,C);
    nor NOR3 (w3,A,C);
    nor NOR4 (F,w1,w2,w3);
endmodule
```

Experiment 2:

Full Adder using Logic Gates




Figure 5: Full Adder using Logic Gates

```
module Full_Adder ( output Cout, output Sum, input A, input B,input Cin );
    wire w0,w1,w2;
    xor XOR1 (w0,A,B);
    and AND1 (w1,A,B);
    xor XOR2 (Sum,w0,Cin);
    and AND2 (w2,w0,Cin);
    or OR1 (Cout,w1,w2);
```

endmodule

Design Problem:

Full Subtractor using Logic Gates




Figure 6: Full Subtractor using Logic Gates

```
module Full_Sub ( output B, output D, input X, input Y, input Z );
    wire w0,w1,w2,w3,w4,w5;
    xor XOR1 (w0,X,Y);
    not NOT1 (w1,X);
    and AND1 (w2,w1,Y);
    xor XOR2 (D,w0,Z);
    not NOT2 (w4,w0);
    and AND2 (w5,w4,Z);
    or OR1 (B,w2,w5);
endmodule
```

Experiment 3:

3 line to 8 line Decoder using Logic Gates




Figure 7: 3 line to 8 line Decoder using Logic Gates

```
module Decoder_three_to_eight ( output D0, output D1, output D2, output D3, output D4, output D5, output D6, output D7, input I2, input I0 );
```

```
wire w0,w1,w2;
not NOT1 (w0,l0);
not NOT2 (w1,l1);
not NOT3 (w2,l2);

and AND1 (D0,w2,w1,w0);
and AND2 (D1,w2,w1,l0);
and AND3 (D2,w2,l1,w0);
and AND4 (D3,w2,l1,l0);
and AND5 (D4,l2,w1,w0);
and AND6 (D5,l2,w1,l0);
and AND7 (D6,l2,l1,w0);
and AND8 (D7,l2,l1,l0);
endmodule
```

Design Problem:


Implementation of 3 bit Binary to Gray Code-converter using Decoder.

endmodule

Note: To simulate 3 bit Binary to Gray code-converter using 3:8 Decoder the module of 3:8 Decoder should be in the same project. Here the 3:8 Decoder module is called to implement the 3 bit Binary to Gray code-converter.

Experiment 4:

8 X 1 MUX using Logic Gates



module MUX_eight_to_one (output F, input S2, input S1, input S0, input I7, input I6, input I5, input I4, input I3, input I2, input I1, input I0);

```
wire w0,w1,w2,w3,w4,w5,w6,w7,w8,w9,w10;
not NOT1 (w0,S0);
not NOT2 (w1,S1);
not NOT3 (w2,S2);
and AND1 (w3,I0,w2,w1,w0);
and AND2 (w4,I1,w2,w1,S0);
and AND3 (w5,I2,w2,S1,w0);
and AND4 (w6,I3,w2,S1,S0);
and AND5 (w7,I4,S2,w1,w0);
and AND6 (w8,I5,S2,w1,S0);
and AND7 (w9,I6,S2,S1,w0);
and AND8 (w10,I7,S2,S1,S0);
or OR1 (F,w3,w4,w5,w6,w7,w8,w9,w10);
```

endmodule

```
Design Problem:
4 X 1 MUX using the 2 X 1 MUX.

module two_to_one_mux (output F, input S0, input I1, input I0);

wire w0,w1,w2;

nand NAND1 (w0,S0,S0);
nand NAND2 (w1,w0,I0);
nand NAND3 (w2,S0,I1);
nand NAND4 (F,w1,w2);

endmodule

Simulation of 4 X 1 MUX using 2 X 1 MUXs:

module four_to_one_mux (output F, input S1, input S0, input I3, input I1, input I0);

wire w1,w2;

two to_one_mux Mux1 (w1,S0,I1,I0);
```


endmodule

Note: To simulate 4X1 MUX using 2X1 MUXs the module of 2X1 MUX should be in the same project. Here the 2X1 MUX module is called three times namely Mux1, Mux2, Mux3 to implement the 4X1 MUX.

two_to_one_mux Mux2 (w2,S0,I1,I0);
two_to_one_mux Mux3 (F,S1,w2,w1);

Experiment 5

D Flip-flop:



module DFF(output Q,output Qb, input D,input clk,input CLR,input PRE);

```
// output Q and Qb defined as register
reg Q;
reg Qb;
initial
  begin
   Q=0;
   Qb=1;
  end
 always @(posedge clk or negedge CLR or negedge PRE)
if (CLR == 0)
  begin
  Q = 0;
  Qb = 1;
  end
else
 if (PRE == 0)
  begin
  Q = 1;
  Qb = 0;
  end
 else
  begin
  Q = D;
  Qb = \sim D;
  end
end
endmodule
```

JK Flip-flop: J Q K module JKFF(output Q,output Qb, input J,input K, input clk,input CLR,input PRE); reg Q; // output Q and Qb defined as register reg Qb; initial begin Q=0; Qb=1;end always @ (negedge clk or negedge CLR or negedge PRE) begin if (CLR == 0)begin Q = 0;Qb = 1; end else if (PRE == 0)begin Q = 1;Qb = 0;end else if (J == 0 & K == 0)begin Q = Q; $Qb = \sim Q;$ end else **if** (J == 0 & K == 1) begin Q = 0; Qb = 1;end else **if** (J == 1 & K == 0) begin Q = 1;

Qb = 0;

```
end
 else
  if ( J == 1 & K == 1 )
  begin
  Q = \sim Q;

Qb = \sim Qb;
  end
end
endmodule
```

```
Test-bench Code for D Flip-flop
module test_DFF( );
reg D;
reg clk;
reg PRE;
reg CLR;
wire Q;
wire Qb;
DFF FF1 (Q,Qb,D,clk,CLR,CLR);
initial
 begin
 clk=0;
 forever #10 \text{ clk} = \sim \text{clk};
end
initial
begin
CLR=1;PRE=1;D=0;\#20
CLR=0;#10
CLR=1; D = 1; #20;
D = 0; #20;
PRE=0;#20
PRE=1;#10
D = 1; #10
 $finish;
end
endmodule
```

```
Test-bench code for JK FF
module test JKFF();
reg J;
reg K;
reg clk;
reg PRE;
reg CLR;
wire Q;
wire Qb;
 JKFF FF1 (Q,Qb,J,K,clk,CLR,PRE);
initial
 begin
 clk = 0;
 forever #10 clk = \simclk;
end
initial
begin
CLR = 1; PRE = 1; J = 0; K = 0; #20
PRE = 0; #10
PRE = 1; J = 0; K = 1; #20;
 J = 1; K = 0;#20
 CLR = 0;#20
 CLR = 1; J = 1; K = 1; #20;
 $finish;
end
endmodule
```

MOD 6 counter Design Code

```
module counter_mod6 ( clk ,reset ,dout );
output [2:0] dout;
reg [2:0] dout;
input clk;
input reset;
initial dout = 0;
always @ (posedge (clk))
begin
if (reset)
dout \le 0;
else if (dout<5)
dout \le dout + 1;
else
dout \le 0;
end
endmodule
```

Testbench code

```
module test_counter_mod6 ( );
reg clk ,reset;
wire [2:0] dout;
counter_mod6 Counter1 ( clk ,reset ,dout );
initial
 begin
 clk=0;
 forever #10 \text{ clk} = \text{~clk};
end
initial
begin
reset = 0;#150
reset = 1;#30
$finish;
end
endmodule
```

Experiment - 7

Design code for sequence generator

```
module sequence gen(op,clk);
input clk;
ointitual[3:0]op;
re$\[ \frac{1}{2} \] \[ \text{10} \] \] op;
 op[3:0] = 4'b1100;
   end
always @( posedge clk)
 op \le \{op[3] \circ op[1], op[3:1]\};
endmodule
                                   Testbench
module test sequence gen();
 reg clk;
 wire [3:0] op;
 sequence gen SG1 (op,clk);
 initial
  begin
   clk=0;
  forever #10 \text{ clk} = \sim \text{clk};
end
 initial
  begin
  #200
  $finish;
 end
endmodule
```

Experiment – 8

HDL for Sequence Detector "1011":

```
module seq_det (input clk, rst, Din, output reg Dout);
  reg [1:0] state;
  initial
  begin
    state <= 2'b00;
  end
  always @ (posedge clk, posedge rst)
  begin
    if (rst)
      state <= 2'b00;
    else begin
      case ({state, Din})
         3'b000: state <= 2'b00;
         3'b001: state <= 2'b01;
         3'b010: state <= 2'b10;
         3'b011: state <= 2'b01;
         3'b100: state <= 2'b10;
         3'b101: state <= 2'b11;
         3'b110: state <= 2'b10;
         3'b111: state <= 2'b01;
      endcase
```

```
end
  end
  always @*
  begin
    Dout = (({state, Din}) == 3'b111) ? 1'b1 : 1'b0;
  end
endmodule
Test Bench:
module testbench ();
reg clk, rst, Din;
wire Dout;
seq_det det1(clk, rst, Din, Dout);
initial
begin
clk=0;
forever #10 clk = ~clk;
end
initial
begin
rst = 0;
Din = 0; #20
Din = 1; #20
Din = 0; #20
```

Din = 1; #20

Din = 1; #20

Din = 0; #20

Din = 1; #20

Din = 1; #20

Din = 0; #20

Din = 0; #20

Din = 0; #20

Din = 1; #20

\$finish;

end