	Date
Exp	t. No
	EXPERIMENT-8
•	AIM - Design and simulation of a final state machine in Varily to detect a given sequence of bits.
	Component / Software Specification · ICs · Breadboard · power supply · IEDs Resistant Juritches · Connecting wines · Softwares used Vivado 2016.1 THEORY A finite state machine (FSM) is a sequential logic circuit with a finite set of defined states , utilizing memory to store its current state. Combinational logic processess the present state and inputs to determine the subsequent state. For instance, a simple FSM could be a counter that increments with each clock yele:
	In more complex scenarios, like computers, FSMs handle diverse inputs (Keyboard, network, mouse, memory) and numerous states associated with program addresses in memory. However for simplicity in their context, we'll focus on state machines presembling the described counter-veother than intricate computer systems.

These state machines extend beyoned computers and can exepteent various presents with predictable algorithms. Two prevalent design approaches are mealy and moore. In Healy machines, the output depends on both the present state and imput, while in Moore

Teacher's Signature: _

D .												
Date	_	_	-	-	-	-	-	-	-	-	-	-

Expt. No. Page No. 54


machines. The output victies solely on the present state In a Moore model, outputs synchronize with the clock through Alip Flops. In Mealy models outputs can change during the clock well based on input changes, potentially causing momentary talse values To synchronise a Mealy circuit, inputs are synchronised with clock and output are sampled just before the clock just before changing input at the inactive clock edge to ensure stability before To design a state machine, one mut identify system input states and transitions, typically depicted in a state transition table. The diagram serves as a basis for execting a truth current state values. The true next stock . Combinational logic is then employed the functions necessary Boolean logie minimization techniques are applied to optimize their there tuckions. Sequence defector is a sequential machine that generales output I every time the desired sequence is detected and at viest all other times. In this experiment a sequence de for bit sequence '1011' is designed. The input is represented Din and output with Dout. The design of the requence is illustrated below using both the methods.

Teacher's Signature: __

n .													
Date	_	_	_	_	_	_	_	_	-	-	-	-	

Expt. No.----

Page No. ___55



Medy Stake Machine for detecting a requeue of 1011

- · When in initial state (So) the wachine gets the input of 'i' it jumps to the next state with the output equal to 10'. If the input is 'o' it stays in the same state.
- when in 2nd state (SI), the machine gets an output of 'o' it inputs to the 3nd state with the output equal to 0. If it gets are output of 1 it stays in the same state.
- · When in 3rd state (S2), the machine get an input of 'I' it jumps of the 4th state with the output equal to O. If the input vaccined is 'O' it goes back to the initial state
- back to the 2nd state with the output equal to 1. If the input veccined is '0', il the input veccined is 0 it goes back to the 3rd state.

As there are no relevant states thus the final states are so, s, so and so. There four state threatone two state variables are required. Binary values are assigned to the states are bitarily:

Teacher's Signature:

,	Date
xpt.	No Page No 56
	S _{3/0} (5)
-	0
	Moore State Machine for detecting a sequence of 1011
	· In initial state (So) the output of the detector is O. When output machine gets the input of I it jumps to the next stak. If the input is O it stays in the same state.
	· In 2nd state (Si) the output of the detector is O. When machine get an input of O it jumps to the 3nd state. It it get an input of 1 , it stays in the same state.
	gets an input of 1, it jumps to the 4th state. If the input veccived in 0, it goes back to the initial state.
	· In 4th state (53) the output of the detection is O. When weehing gets our input of I, it jumps to the 5th state. It the imput vicceined is O. it goes back to the 3rd state.

Teacher's Signature : _____

Date	_	_	_	_	_	_	_	_	_	_	_	_

Expt.	No.			_	-	-	_	_	-	_	_	-	_	_	-	-	_	_	-
-------	-----	--	--	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Page No.___57____

•	In the 5th state, the output of the detector is 1, when machin	
	get an input of Oit jumps to the 3rd state, otherweise	
	it jumps to the 2nd state.	

Present State	Next 8	state	Output	
	Dineo	Din=1	Dout	
50	50	51	0	
Sı	52	Sı	. 0	and the second second
52	So	53	0	f
53	S2	• 54	0	•
54	52	Sı		

Moore State table four detecting a sequence of 1011

Design Sower Code for Sequence Detector 1011

module Seq-Det (input clk, input out, input Din, output Dont):

vieg [1:0] state:

begin

State <= 2'500;

end

Doi beginded encopel, la miliotamental sitamental

if (vut)

State <= 2'600;

else


begin

case ([State, Din])

3'4000: begin

Teacher's Signature:_____

toglass of soil of the supple so



Schematic Representation of Sequence Detector 1011

of allestated lace

Tree of Signature

	Date
Expt. No	Page No58
State <= 2'600;	
end	
3'boot' begin	
State <= 2'501;	
end	
3'8010: begin	
State <= 2'510;	
end	
3'bo11: begin	
state <= 21 bo1;	
end	
3' b100: begin	
3' 5100: begin state <= 2'610;	
end	
3'b101: begin	
State <= 2 bil;	
end	
3'6110: begin	
State (=2'b10;	
end	
3'bill: hegin	<i>A</i>
state <= 2'bo1;	
end 1101 sostanted esse	Grandman of Son
endoase	J #
end	
assign Dout = (([state, Din]) == 3't	111) ? 1'61: 1'60>
endmodule	

Teacher's Signature : _____

Waneform of Sequence Detector 1011

rdir rid'i "(ma'e-re(lad, adel)) e force quice

The state of the s

Expt. No.....

Page No.____59___

	Textberich code Fan Sequence Detector "1011"
	module test seg Det ();
	oneg cik, vost, Din:
	wixe Dout!
	Seq Det detl (clk, out, Din, Dout);
	initial
	begin
	CIK = 0;
	Farener #10 clk = vclk;
	end
	initial
	begin vist=0;
	Din=0; #20
	Din=1; #20
	Din = 0; #20
	Din=1;#20
	Din=1;#20
	Din=0;#20
	Din = 1 / # 20
	Din=1;#20
	Din = 0; #20
	Din=0;#20
	Din=0;#20
	Din = 1; #20
Ī	Taraharia Cianatura
	Teacher's Signature :

	Date
Exp	ot. No Page No69
	\$ finish
	end
	endmodula
	PROCEDURE
	(a) Corcate a module with veguined number of variables and montion its input foutput.
	(b) Write the behavioural description of sequence defector circuit
	(c) Synthesize to weak RTL Schematic
	(d) Coreate another module vieterred as test bench to verify the
	functionality and to obtain the wantown of input and output.
-	(e) Follow the steps verguined to simulate the design and compare
	the obtained output with the corverponding truth table.
	(4) Take the successhop of the RTL schematic and simulated ware torns
Ħ	CONCLUSION
	Design and simulation of a timite state machine in devily to
	detect a given sequence of bits.
-	
\downarrow	
\downarrow	
\downarrow	
	Teacher's Signature :