







Spring End Semester Supplementary Examination-2015

4th Semester B. Tech & B. Tech Dual Degree

DIGITAL ELECTRONIC CIRCUITS

(EC-2009)

Full Marks: 60

Time: 3 Hours

Answer any SIX questions including Question No.1 which is compulsory.


The figures in the margin indicate full marks.


Candidates are required to give their answers in their own words as far as practicable and all parts of a question should be answered at one place only.

1. a) $F(A, B) = A \oplus B$, implement this Boolean function using $[1 \times 10 \times 10]$

- b) State Noise Margin High (NM_H) and Noise Margin Low (NM₁), with suitable diagram.
- c) Show that $PQ + \overline{P}R = (P + R)(\overline{P} + Q)$ where P, Q and R are Boolean variables.
- d) What is Asynchronous input of a Flip-Flop? Write down the Table of Operation of <u>Active Low Asynchronous input</u> of flip-flop.
- e) Draw the state Diagram of S-R Filp-Flop using Moore Model with suitable State Table.
- f) What is 'Lock out problem' in case of counters?
- g) What is a Carry Look Ahead Adder? What is its advantage over Ripper Carry adder? Alloy wil se lets.
- h) Implement XNOR gate by using minimum number of NOR gates.
- i) How many OR gates are there in a 64×8 ROM and how $8 \rightarrow 0$ many inputs does each OR gate of a 64×8 ROM have? $\sim 64 \cdot 1/R$

(1)






14

[2

14

14


- b) Design a 4:2 Priority Encoder such that the order of priority of the decimal inputs is given as $\mathbb{D}_3 > \mathbb{D}_2 > \mathbb{D}_1 > \mathbb{D}_0$, where all \mathbb{D}_3 's are inputs to the priority encoder. $A = \mathbb{D}_3 + \mathbb{D}_2 = \mathbb{D}_3 + \mathbb{D}_3 = \mathbb{D}_3 = \mathbb{D}_3 + \mathbb{D}_3 = \mathbb{D}_3 = \mathbb{D}_3 + \mathbb{D}_3 = \mathbb{D$
- Decoder having ACTIVE LOW output lines and minimum number of NAND gates
- 3. a) Design a 4-bit Bi-directional Shift register using D-Flip Flops and Four 2x1 MUX. The Shift register should Shift Right when a Control input is RIGHT/LEFT = 1, it should shift left when the control input RIGHT/LEFT = 0.
 - b) Implement the following logic function using an 8:1 MUX. [4



- Design an Asynchronous, Mod-12 Up-counter using D Flip
 Flops and a single NAND gate.

 [4]
- What will be the output for L, E & G respectively of the 1-bit magnitude Comparator from the Figure below? Given that, the input at the Hamming Encoder is D3 = 1; D5 = 0; D6 = 1; D7=0 and it's an EVEN Parity Hamming Encoder.


The order of Priority of input for 8 to 3 Priority Encoder is D0 > D1 > D2 > D3 > D4 > D5 > D6 > D7.




- c) Draw the circuit diagram of a 2-input CMOS NOR gate and explain its working in brief.
- 5. a) Design a <u>Synchronous counter</u> that goes through states 0, 7, 4, 3, 6, 0, 7, 4... using J-K Flip-Flops.

14

- and FAN3. To maintain the temperature, at least two fans MUST be ON at any instant of time, so there is an ALARM connected with STATUS of The FANs. If, at least two FANs are not ON the ALARM would be triggered. Consider FAN ON as logic '1' and FAN OFF as logic '0' and implement the above ALARM digital logic circuit using 3 to 8 Decoder with ACTIVE LOW output lines and minimum number of 2 input AND gates only.
- c) A certain memory has a capacity of $128K \times 8.7 = [2]$ (i) How many data input and data output lines does it have? = 8 (ii) How many address lines does it have? = 3







0.	STATE TABLE (
PS	S R	5 R 0 1	S R 1 0			
0	0,0	0,0	1,1			
1	1,1	0,0	1, 1			

f) Lock-Out -> Moving the Synchrinan Signential Circuit from invalid state to valid state after one or two click pulses and then centine in the normal way.

If the Synchronian, Circuit get Stuck inside the invalid state then it is Lock-out problem.



- i) 8 or gates are there in 64x8 ROM.
 64 input, each or gate if 64x8 ROM
- 1 = 5 v ; 0 = ov. 4 bil R-2R Lodder, Girin Number 1, 1) Vont MSB LSB Case:1: 1010 E/2 E/4 Case: 2: 010 E = 5V. E/8 Case: 3: 001 0 Vont = . 25 v. = 3.1251 E/16 (asr: 4 0001



-	D ₃	Dz	D,	Do	A	B	Y	7
Ţ	0	0	0	0	×	×	0	Ì
\	0	O	0	I	0	٥	1	111
	0	0	1	X	0	1	1	1
	0	1	X	X	1	0	1	

1

According to
the
Boolean Expression,


Solve K-MAP

x x x 1

$$A = D_{3} + D_{2} \quad [0.5]$$

$$B = D_{3} + D_{2}D, \quad [0.5]$$

$$V = D_{3} + D_{2} + D, + D, \quad [0.5]$$



Sar John Com po

Implimants.

I can be implished ...

