

#### **Sample Question Format**

## **KIIT Deemed to be University** Online Mid Semester Examination(Spring Semester-2021)

Subject Name & Code: COA, CS 2006 **Applicable to Courses:** 

Full Marks=20 Time:1 Hour

### SECTION-A(Answer All Questions. All questions carry 2 Marks)

## **Time:20 Minutes**

(5×2=10 Marks)

Question	Questi	Question		Answe	CO
<u>No</u>	on Type( MCQ/ SAT)			Key(if MCQ)	Mapping
Q.No:1(a)		An LOAD instruction is kept in address 400 and the memory occupies the address field of t which is shown below. The Ope add the content of accumulation operand. The content of accumulation and the content of register. What will be the effective according to the execution of the instruction of the	address 401 he instruction to de is used to ator with an nulator is 100 R600 is 500. ddress of the umulator after	a	CO1
	Addresse s	Address field of Instructions Opcode	Indirect Register indirect		
	401	600			
			700,		
500		800			
-	600	700			
	700	900 1000,500,900 600,800,600,500 700,1000,600,500 600,800,500,900			
		How many memory references for the execution of the followin LOCX LOCY denote memory low MOV (LOCX), R1 ADD R1, (LOCY) INCR LOCY	g code, where	d	CO1

		9 10		I
		11		
		Consider the code given below. What will be		CO1
		the offset for the instruction BGTZ to branch to the location labeled LOOP? All the		
		instructions are 4 bytes in length.		
		1000 MOV #10,R1		
		MOV #LOCA,R2		
		CLEAR R3		
		LOOP ADD (R2)+, R3 DEC R1		
		BGTZ ?		
		-8		
		-12		
		8		
		d)12 Consider the below given memory map.	d	CO1
Address	Content	Consider the below given memory map.	l u	001
20	40			
30	50			
40	60			
50	70	_		
	70	<del>- </del>		
60	80			
		Which of the following instruction will load		
		60 in the accumulator		
		LOAD #40		
	Q.No:1(b)	What is the assembly language program to	A	CO1
		derive the expression		
		MULT; DIV; ADD; PUSH R; SUB; POP		
		X		
		PUSH T; PUSH O; PUSH W; DIV; PUSH E;		
		MILLE, ADD, DUGLID, CLID, DOD M		
		MULT; ADD; PUSH R; SUB; POP X		
		PUSH T; PUSH O; SUB; PUSH W; PUSH E;		
		PUSH T; PUSH O; SUB; PUSH W; PUSH E; PUSH R;; SUB; MULT; ADD; POP X PUSH T; PUSH O; PUSH W; ADD; DIV; PUSH E; PUSH R; MULT; SUB; POP X		
		PUSH T; PUSH O; SUB; PUSH W; PUSH E; PUSH R;; SUB; MULT; ADD; POP X PUSH T; PUSH O; PUSH W; ADD; DIV; PUSH E; PUSH R; MULT; SUB; POP X What is the assembly language program to		CO1
		PUSH T; PUSH O; SUB; PUSH W; PUSH E; PUSH R;; SUB; MULT; ADD; POP X PUSH T; PUSH O; PUSH W; ADD; DIV; PUSH E; PUSH R; MULT; SUB; POP X		CO1
	Q.No:1(b)	derive the expression  X = T+O/(W*E)-R  in a stack based computer with zero address instructions.  PUSH T; PUSH O; PUSH W; PUSH E; MULT; DIV; ADD; PUSH R; SUB; POP		CO1

	in a stack based computer with zero address		
	instructions.		
	PUSH T; PUSH O; PUSH W; PUSH E;		
	MULT; DIV; ADD; PUSH R; SUB; POP		
	X		
	PUSH T; PUSH O; PUSH W; DIV; PUSH E;		
	MULT; ADD; PUSH R; SUB; POP X		
	PUSH T; PUSH O; SUB; PUSH W; PUSH E;		
	PUSH R;; SUB; MULT; ADD; POP X		
	PUSH T; PUSH O; PUSH W; ADD; DIV;		
	PUSH E; PUSH R; MULT; SUB; POP X		
	What is the assembly language program to	C	CO1
	derive the expression		
	X = T-O+W*(E-R)		
	in a stack based computer with zero address		
	instructions.		
	PUSH T; PUSH O; PUSH W; PUSH E;		
	MULT; DIV; ADD; PUSH R; SUB; POP		
	X		
	PUSH T; PUSH O; PUSH W; DIV; PUSH E;		
	MULT; ADD; PUSH R; SUB; POP X		
	PUSH T; PUSH O; SUB; PUSH W; PUSH E;		
	PUSH R;; SUB; MULT; ADD; POP X		
	PUSH T; PUSH O; PUSH W; ADD; DIV;		
	PUSH E; PUSH R; MULT; SUB; POP X		
	What is the assembly language program to	D	CO1
	derive the expression		
	X = T/(O+W)-E*R		
	in a stack based computer with zero address		
	instructions.		
	PUSH T; PUSH O; PUSH W; PUSH E;		
	MULT; DIV; ADD; PUSH R; SUB; POP		
	X		
	PUSH T; PUSH O; PUSH W; DIV; PUSH E;		
	MULT; ADD; PUSH R; SUB; POP X		
	PUSH T; PUSH O; SUB; PUSH W; PUSH E;		
	PUSH R;; SUB; MULT; ADD; POP X		
	PUSH T; PUSH O; PUSH W; ADD; DIV;		
	PUSH E; PUSH R; MULT; SUB; POP X		
Q.No:1(c)	When using Branching, the usual sequencing	С	CO1
<del></del>	of the PC is altered. A new instruction is		
	loaded which is called as		
	CALL Instruction		
	Return Instruction		
	Branch target		
	9		
	Jump Target		
			·
	the most suitable data structure used to	b	CO1
	store the return addresses in the case of nested		
	subroutines.		
	a) circular queue		
	b) Stack		
	c) Linear Queue		
	d) doubly Link list		
	I		I

	MFC is activated by which functional unit of computer. a. Central Processing Unit b. Memory c. Input Unit d. Output Unit	b	CO2
	What is subroutine nesting?  a) Having multiple subroutines in a program b) Using a linking nest statement to put many subroutines under the same name c) Having one routine call the other d) None of the mentioned	С	CO1
Q.No:1(d)	If PC=2004 then PC will updated to? (initial value of R1=10, R2=-100)  Memory Instruction Location 2000 ADD R1, R2 2004 Branch>0 1000  2004 2008 3004 3008	В	CO2
	If PC=2048, in 2048 memory location "JUMP 1000" presents then PC will updated to? 2048 2052 3048 3052	D	CO2
	If PC=2004 then PC will updated to? (initial value of R1=10, R2=100)    Memory	D	CO2
	If PC=2004 then PC will updated to? (initial value of R1=10, R2=100)  Memory Instruction  2000 ADD R1, R2  2004 BZ 1000  2004 2008 3004 3008	В	CO2

Q.No:1(e)	Three-bus organization of the datapath inside of a processor, CONSTANT 4 at ALU input is useful	A	CO2
	addresses in LOADMULTIPLE & STOREMULTIPLE type instructions.  B. to add 4 to the contents of PC for updating its location to point to the next instruction in the		
	given sequence in memory. C. for Branching D. None of the Above		
	The CONSTANT 4 at input A of the ALU is useful, in a Three-bus organization of the datapath inside of a processor.	С	CO2
	A. for Branching B. to add 4 to the contents of PC for updating its location to point to the next instruction in the given sequence in memory.		
	C. to increment other addresses like memory addresses in LOADMULTIPLE & STOREMULTIPLE type instructions.  D. None of the Above		
	In Three-bus organization of the datapath inside of a processor, Which one of the following is the correct Sequence of Control Steps for Fetching an instruction from memory?	A	CO2
	A. PCout, R=B, MAR in, Read IncPC, WMFC MDRoutB, R=B, IRin		
	B. PCout, R=B, MAR in, IncPC, Read, WMFC 3. MDRoutB, R=B, IRin		
	C. PCout, R=B, MAR in, IncPC Read, WMFC MDRoutB, R=B, IRin		
	None of the above		
	Which of the following is the correct Sequence of Control Steps required to Fetch an instruction from memory in Three-bus organization of the datapath inside of a processor?	С	CO2
	A. PCout, MAR in, Read IncPC, WMFC 3. MDRoutB, R=B, IRin		

B. PCout, R=B, MAR in, IncPC Read, WMFC MDRoutB, R=B, IRin	
C. PCout, R=B, MAR in, Read 2. IncPC, WMFC 3. MDRoutB, R=B, IRin	
D. None of the above	

# **SECTION-B(Answer Any One Question. Each Question carries 10 Marks)**

<u>Time: 30 Minutes</u> (1×10=10 Marks)

<b>Question No</b>	Questio	<u>CO</u>
	<u>n</u>	<u>Mappin</u>
2.a. The contents of memory locations 5000, 5100 and 6000 are 1000, 40 and 90 respectively before the following program is executed. [Here, the 2 <sup>nd</sup> operand is the destination]		CO1
MOV #5000, R1 MOV 100(R1), R2 ADD R2, 6000 ADD (R1)+, R2 MOV R2, (5000)		
What will be the contents memory locations 1000, 5000, 6000 and register R1 and R2 after the program is executed? Find out the number of memory references required for each of the instructions in the above program.		
Solution		
Mem[1000]= 1040 Mem[5100]= 40 Mem[6000]=130 [R1]=5001 [R2]=1040		
Instruction No of Memory references		
MOV #5000, R1 1 1 MOV 100(R1), R2 2 ADD R2, 6000 3 ADD (R1)+, R2 2 MOV R2, (5000) 3		
MOV R2, (5000) 3		
2.b. Write the assembly language code the following pseudo code using the addressing modes known to you/applicable for the given situation. Here p is a pointer to an integer.		

p=1000;	
*p=10;	
p++;	
d=*p + 20;	
Answer:	
MOVE #1000, R0 MOVE R0,P MOVE #10, R1 MOVE R1, (P) INC P MOV #20, R2 ADD (P), R2 MOVE R2, D	
3.a) Register R5 is used in a program to point to the top of a stack. Assume that the stack address space ranges from 2000 to 1500 and each stack word consumes 4 bytes and machine is byte addressable. Write a sequence of instructions using the Index, Autoincrement, and Autodecrement addressing modes to perform each of the following tasks:	COI
<ul><li>i) Pop the top two items off the stack, add them, and then push the result onto the stack.</li><li>ii) Copy the fifth item from the top into register R3.</li><li>iii) Remove the top ten items from the stack.</li></ul>	
Answer: Here, register R5 is used as the stack pointer (SP). a) Pop the top two items off the stack, add them, and then push the result onto the stack.  Move (R5)+, R0  Add (R5)+, R0  Move R0, -(R5)	
b) Copy the fifth item from the top into register R3.  Move 16(R5), R3 c) Remove the top ten items from the stack.  Add #40, R5	
3.b)	

2888	INST1	//SUB1	//SUB 2
2884	INST 2 68	98 INST N1	8000 INST M1
2808	CALL SUB1 60	84 INST N2	8084 INST M2
2812	INST3 60	88 CALL GUB2	8008 INST M3
2816	INST4	12 INST N3	8912 RET
	69	16 INST N4	8816
	69	20 RET	
	the stack pointern the stack.	SP contains 4000 and	keeping a va

alue

What are the content of PC, SP, and the top of the stack?

- i) After the subroutine call instruction is executed in the main program?
- ii) After the subroutine call instruction is executed in the subroutine SUB1?
- iii) After the return from SUB2 subroutine?

#### ANS:

```
(I)PC = 6000, SP = 3996 STACK[SP] = 2012
```

(ii) PC =
$$8000 \text{ SP} = 3992 \text{ Stack}[\text{SP}] = 6012$$

- a. What is Von Neumman Concept? Discuss the Basic Operational Concept of a Computer and explain how it executes a instruction by taking an example of any assembly language instruction.
- b. Discuss the factors that affect the performance of the computer. If a 8GHz computer takes 7 clock cycles for ALU instructions, 11 clock cycles for branch instructions and 6 clock cycles for data transfer instructions. Then Find the total time taken by the computer to execute the program that consists of 10 ALU instructions, 5 branch instructions and 5 data transfer instructions.

The factors that affect the performance of the computer are as follows:

- i) Clock cycle time/clock period (R) It is just the length of a cycle.
- ii) CPI (S) It is is the average number of clock cycles per instruction, for a particular machine and program.
- iii) Number of instructions in a program (N) -It is the dynamic instruction count that is how many instructions are actually executed when the program runs, not the static instruction count that is how many lines of code are in a program.

Number instructions=10+5+5=20=N

CO<sub>1</sub>

Total cycles=7*10+11*5+6*5=70+55+30=155	
Total cycles=7*10+11*3+6*3=70+33+30=133	
S=CPI=155/20	
R=8Ghz	
T=NS/R=(20*(155/20))/8x10°=19.375 x10° Sec=19.375 nano-sec	
5.a. Draw the schematic diagram of the architecture of a single bus CPU. Write the sequence of control steps for the following branch instructions for single bus CPU organization.	CO2
Branch=0 loop	
Control steps: PC out, MAR in,Read, Select 4, Add, Z in Z out, PC in, Y in, WMFC MDR out, IR in Offset-field-IR out, Select Y, Add, Z in, IF Z=0, then End Z out, PC in, End.	
5.b. Write the sequence of control steps for the following instructions for single bus CPU organization. Assume second operand is the destination operand.  MUL #23, (R2)	
PC out, MAR in,Read, Select 4, Add, Z in Z out, PC in, Y in, WMFC MDR out, IR in R2 out, MAR in, Read Offset-field-IR out, Y in, WMFC MDR out, Select Y, Add, Z in R2 out, MAR in Z out, MDR in, Write WMFC, End	
6.a. Explain the 3-bus architecture inside CPU with neat diagram. Write the control signals for the following instruction. $MUL\ (R1)\ ,R_{5}$	CO2
.Explanation of 3-bus architecture [2.5]	
MUL (R1),R2 [2.5]	
STEPS: PCout, $R=B$ , $MAR_{in}$ , $Read$ , $Increment$ PC WMFC MDR <sub>outB</sub> , $R=B$ , $IR_{in}$ R <sub>10utB</sub> , $R=B$ , $MAR_{in}$ , $Read$ R <sub>20utA</sub> , $WMFC$	

```
MDR<sub>outB</sub>, SelectA, MUL, R<sub>2in</sub>, end
6.b. Discuss the advantages of 3-bus architecture inside CPU over
single bus organization inside CPU and write the control signal for
the following instruction execution in 3-bus architecture inside CPU.
        MOVE (R1)+,R_5
Advantage of 3-bus architecture over single bus architecture:
[2]
Less control signals are required.
At a time more than one out operation can possible on the
    data path.
CPU can increase its speed.
System performance can be improved.
   ADD (R_1)+,R_5
                               [3]
   STEPS:
1.PCout,R=B,MAR_{in},Read,Increment\ PC
2.WMFC
3.MDR<sub>outB</sub>,R=B,IR<sub>in</sub>
4.R<sub>10utB</sub>,R=B,MAR<sub>in</sub>,Read,Select 4,ADD
5.R<sub>iin</sub>, R<sub>soutA</sub>, WMFC
```

6.MDR<sub>outB</sub>,SelectA,ADD,R<sub>5in</sub>,end

**Controller of Examinations**