



Q1.

2009 Adm. Batch Onwards IV-B-Tech(Regular& Back) DEC EC-402

[E&EE, E&TC, E&I, EE, IT, CSE]

[1x10]

FOURTH SEMESTER EXAMINATION-2012

DIGITAL ELECTRONICS CIRCUITS EC-402


Full Marks: 60

Time: 3 Hours

Answer any six questions including question No.1 which is compulsory. The figures in the margin indicate full marks. Candidates are required to give their answers in their own words as far as practicable and All parts of a question should be answered at one place only.

a) What is don't care term and how can such term arise in practice?


	b)	Differentiate synchronous and asynchronous input terminals of FFs, explain with the help of J-K FF.	9
	c)	'XOR and XNOR gates can be used as a buffer as well as an inverter', Justify.	
	d)	What is the difference between active LOW and active HIGH terminals?	
	e)	we we would be a second of the	
	f)	Define Noise Margin and Fan-out?	
	g)		
		(ii) (-14) - (-6) using 2's complement method.	
	h)	Calculate the modulus of the counter which counts in prime numbers (2, 3, 5N, 2, 3)	
		where $N < 50$.	
	i)	What is the difference between SRAM and DRAM?	
-	j)	An 8-bit successive approximation type ADC has a resolution of 15mV. What will its digital output be for an analog input of 2.65V?	
Q2.	al	Design a synchronous sequential circuit which produces an output Z=1, whenever the	[6]
~.	4)	following input sequence '10110' occurs. (Assume overlapping is allowed and use Mealy Model)	[0]
	b)	Draw the logic diagram of a 4-bit Bi-directional shift register and explain in brief.	[4]
Q3.		Design a synchronous counter that goes through states 0,2,3,5,6,7,0,2,3 using J-K FFs.	[4]
		Using 2-4 decoders (having enable input) design 3-8 decoder with enable input so that the new 3-8 decoder can be used for further expansion.	[4]
		Draw the circuit for 2-input NOR gate using CMOS logic.	(2)
	c)	Diaw the chedit for 2-input resit gate using critics togic.	[2]
Q4.	a)	Implement 3-bit combined even and odd parity generator using a multiplexer having two select lines and XOR gate. (Hint: Use XOR gate as a buffer and as an inverter)	[4]
	b)	With the help of a neat diagram explain the working of a two-input totem-pole TTL NAND trate and also mention some advantages of this configuration.	[4]
	c)	What is the difference between PLA & PAL explain with suitable examples?	[2]
Q5.	2	With the help of a neat diagram explain the working of Counter type A/D converter circuit and also discuss the drawbacks of this converter in brief.	[4]
	b) (Obtain the minimized expression for the following 4-varible Boolean expression using K-nap method and implement the minimized expression using NAND gates only. $F(P,Q,R,S) \approx \Pi M (0,1,4,7,10,11,13,14).d(2,7,8,13)$	[4]
		= Em (3,5,6,9,12,15) + Ed (2,7,	8,13)
KIIT-	U/2012	Spring End Somester Examination-2012	1.00 mineral
		L / O Lixa	




- a) Design a 4:2 priority encoder such that input having least decimal subscript should have Q6. highest priority (Order of priority: $D_0 > D_1 > D_2 > D_3$, where all D_i 's are inputs to the encoder)
 - Encode 4-bit data word '1000' into a 7-bit even-parity Hamming code. If we transmitted a 7-bit even parity Hamming code through a noisy channel and at the receiver we obtained '1110110'.

Decode the correct 4-bit data word. (Assume that at most a single bit error may occur in the code word during transmission)

g) Identify the Boolean function F(A,B) implemented with MUX.



- a) Draw the circuit diagram of (i)MOD-6 Johnson counter (ii)MOD-4 Ring counter and Q7. 4 compare N-bit Ring & Johnson counter from modulus and decoding circuit point of view.
 - b) Simplify the given logic circuit and implement the simplified circuit using only NOR gates. [4]



- c) 'A decoder circuit having enable input line can be used as a demultiplexer circuit', Justify [2] this statement with proper circuit diagram.
- a) What is the difference between Astable multivibrator and Monostable multivibrator? [4] Q8. Design an Astable Multivibrator using 555 timer to generate a square wave of 2KHz frequency with 60% duty cycle.

b) Design J-K Flip-Flop using 2:1 MUX and a T Flip-Flop.

- c) A certain memory has a capacity of 16K x 32.
 - (i) How many data I/P and O/P lines does it have?
 - (ii) How many address lines does it have?

KIFT-U/2012/Spring End Semester Examination-2012

[4]

[2]

[4]

[4]

[2]

Fourth Semester Examination 2012

Digital Electronic Circuit (EC-402)


B.Tech (Regular)

- (1) a) The input combinations for which the output values are not specified are called *Don't care* combination. In case of *incompletely specified expressions* Don't care term arises.
 - b) Synchronous input must be used in conjunction with a clock signal to trigger the flip-flop while asynchronous input affect the flip-flop output independently of the clock signal.

 For example, In J-K flip-flop,

CLR & PRESET: asynchronous input
J & K: synchronous input


c) XOR and XNOR gates as a buffer as well as an inverter





- d) Active LOW terminals are those for which the action represented or initiated by a variable occurs when it is equal to a '0'.Ex: NAND gate output terminal. Active HIGH terminals are those for which the action represented or initiated by a variable occurs when it is equal to a '1'.Ex: AND gate output terminal.
- e) In Self-complementing codes, the code word of the 9's complement of 'N' can be obtained from the code word of 'N' by interchanging all the zeros and ones. Ex: XS-3 codes
 In Sequential codes, each succeeding code word is one binary number greater than its preceding code word.
 Ex: 8421 BCD codes, XS-3 codes.
- f) Noise Margin is the maximum noise signal that can be added to the input signal of a digital circuit without causing an undesirable change in the circuit output.

 Fan-out is the maximum number of similar gates that the output of the gate can drive without impairing its normal peration.

g) i) BCD addition (749+858) = 1602 0100 1001 0101 1000 1111 1001 10001 +0110 0110 10101 1010 0111 0110 10101 ,10000 0111 0000








From excitation table :
$$T = J\bar{Q} + KQ$$
.....(a)

For 2:1 MUX:
$$F = I_0 \bar{S} + I_1 S$$
....(b)

From (a) & (b)



8)c)
$$16Kx32 = 2^4 \cdot 2^{10}x \cdot 2^5 = 2^{14}x \cdot 2^5$$

- i)So number of 1/p and o/p lines = 32
- ii) number of address lines = 14

Phopen.