Z'A Compl. unsigned 0  $\mathbb{O}$ O ~ りけ 5 J 2 G 0  $\bigcirc$ Ò ರಿ 0 0 ۵ 0

2. What will be the content of the PC before and after SUB instruction is Fetched

Mem Address	Memory word		
2000	ADD		
2004	SUB		
2008	MOV		
2012	CALL SUB1 (4000)		
2016	OR		
	307		

Tur. 5 7019

4000 men Add.

What is difference between memory location, memory address and memory word. Give with an example

Menon

Memony word

ADD R. R.

- 4 bytes 2004

RICE [RI] + [RZ]

Mound mond

ADD Ry Rz


4. Assume you want to organize a nested subroutine calls on a computer as follows: the routine 'main' calls a subroutine 'SUB1' by executing a two-word call subroutine instruction located in memory at address 1000 followed by the address field of 6000 at location 1001. Again subroutine 'SUB1' calls another subroutine 'SUB2' by executing a two-word call subroutine instruction located in memory at address 6050 followed by the address field of 8000 at location 6051. The content of the top of the memory stack (ToS) and stack pointer (SP) is 5000 and 3000 respectively. What are the content of PC, SP, and ToS?

i) After the subroutine call instruction is executed in the 'main' routine?

ii) After the return from 'SUB2' subroutine?


SVB1

SVB1



## Additional Instructions

```
Types of Instruction:
i. Arithmetic Instructions: ADD, SUB, DIV, MUL
ii. Logical Instruction : OR AND, XOR etc.
_iii. Control Instruction : JMP, JC,
iv. Data transfer Instruction : MOV , LOAD, Store
v. Input Output : IN, OUT
Control Instruction :
 -> Do not execute the next PC value.
 -> Transfer control to another part of the instruction space
       Two Types:
       unconditional JMP , CALL of a Subroutine etc
       Conditional Only jump to branch target if the condition is true
       Ex: JC //Jump if Carry
          JZ //Jump if Zero
          JN // Jump on negative
```



Logical Instruction

3<sup>1</sup>/5<sub>1</sub> 5<sub>1</sub> AND R1,R2 mis Lsb

R1 0101 R2 1001

RI 0001

Program Status Word: & 621/1

One of the register is used as PSW which contains the status of different flag bit (carry bit, Sign bit, Overflow bit, zero bit etc)

PSW.

tre non

remetolo in nonzerzo

remetolo in nonzerzo


PSW


Additional Instructions :

i. Shift Instructions :

Logical Shift

ii. Rotate Instructions:






Signed Representation (using 2's Compliment)

How to represent -5 using 2s compliment

Sign bit is the MSB if 0 +ve no., if 1 -ve no



R1 110 
$$=$$
 -2 R1 100  $=$  -4

R1 111 = -1 
$$\frac{2^{1} \wedge Comet.}{100} = -2 \frac{MSB}{100} = -4 \frac{100}{100} = -3$$


AshiftR R1,R1 #2

R1 110 = 
$$-2$$


In signed no when we shift the bits in right the MSB must be filled with bit 1

## Logical Shift

LShiftR R1,R1, #2





LshiftL R2, R2, #1



.

## Shift with Carry





Rotate Instruction

ROT R R1,R1 #2

R1 1001

R1 1100

R1 0110


ROT L R1,R1 #2

R1,1001

R1 0011

R1 0110

1.Represent -12 in 2s compliment in a reg. of 8bits(including the sign bit) perform the arithmetic left and right shift by 2 bits and present the results in decimal value



<sup>2</sup>The content of register R1is 11010101. What will be the decimal value after execution of AShiftR #2, R1. [Assume the number is represented in 2's complement format]

3. The content of Register R1 is 00001100. What will be the decimal value in R1 after 2 2 executing the AShiftR #2,R1.

$$47e = +12$$
 $41R_1 = 000000011 + 6$ 
 $41 = 000000011 + 3$ 

(ans)

The content of register R1 is 1011001100110011. Write the instruction for performing the following operations:

i. Clear the LSB of R1 to 0.

ii. Set the MSB of R1 to 1.

Alter LSB = 0

RISC

VS

CISC

Reduced Instruction Set Computer

Format of inst is fixed one

Pipeline is easy in

RISC machine

Complex Instruction Set Computer

Format of the Instr is Varying

Pipeline is very difficult to implement