1/0 Systems

and promering. In some cred the main and promering. In some cred the main a job is 1/0 just the like browsing a live page a while out immediate in must is to red I ensur info gather than any computations.

The control of durius connected to the computer is a major concern of the OS because 110 durius vary widely in their function of speed.

then. I thuse methods are is needed to control

then. I thuse methods from the

1/0 subsystem of the kund. This separates

west of the kund from complexities of

manging the 1/0 devices

A) 11/0 Herdware

de vice a cuese interface to the 1/0 subsystem.

Device computer eyetem by sunding signale

over a cult / through air

Device communicates with the


machine via a connection point / port

but of what, the connection is called a bus

Bue is basically a set of wird and rigidly alifined protecol to spenfy a set of messages that can be sent on the wirds.

When a device A has a calle that plugs into device 18 device B dimilarly into device C, device B plugs into a port on the computer, thus a manginere is called a daisy chair Buses vary in signalling metrods, spend, throughput, method of connection etc.

PC Bus Architecture



o PCI bus connects proussor-minory

Jubicystum to fast devices of an expansion

bus connects relatively slow devices like

Kuyboard, social of USB ports.

o SCSI => Small computer system

Joster face

18 also pount.

Date Page

Controller is a collection of electronic that can operate a a port, a bus I a durice.

Eg: Serval port controller is a single chip in the computer that controls the signals on the wire of a serial port.

Attackment has a microscode of promore to penform 20th of task.

a controller by some registere of signals

roumory mapped 1/0 - Device son mol register are mapped into andrew space of the processors.

Jata in rigister -> rend by most to get ill?

Data out rigister -> written by most to send off?

Status Rigister -> compains bits to be rend by the most to indicate serviced states - compution of command, command ever occurrence etc

mode of a durice when by

Polling - Sam a busy wanting of synch sonization. It is a loop, reading the Status register over a over until the busy bit becomes clear.

Joo much time taking Intermpt => hardware con troller to notify (DU when a dwid is ready for It powerts one CPU to poll repeatedly for an 1/0 compution. CPU hardware has a wire called interrupt request line which the CPU wires after executing every instruction Whis can direct that a interrupt request line, CPU pressorme a state save of jumps to the intersupt hardler soutine at a fixed address in menony Interrupt hardler determines the cause of interrupt, persons disime prouving, preforme state outers of execute a octum from interrupt to where con was executing prior to interment by asserting a signal on interrupt severy line a) (AU catches the interrupt of dispatches it to interrupt hardler 3) hardher cleare in tempe by Servicing the device. BASIC INTERPUPT MANDLING

MODERNI INTERPORT HANDLING It needs · Ability to defer in tempt handling during critical processing · Efficient way to dispatch to the proprer intermpt handler for a durice all duras to se who raised the interrupts for OS to distinguish been high of low dig see of vergency. This additional features are provided by CAO of intersupt controller hardware TYPES OF INTERPUPT REQUEST LINES · Non mas kalle - extremely urgere events 11 ke un se constable bolonomy e mond : CAU must handle them asap · roce kask - it can be turned of by CPU before executing crostical instauctory that must not be interrupted. Interrupt Vector :- Has minory address of specialized in the sough handlike. Interrupt chaining of Each Element in the interrupt vector points to the Lind of a list of interrupt handle. Intermpts also hup to hardle exceptions

Direct money Acres (DMA)

Jo enhance (pu utilization, it is
better not to involve CPU in 110 operations
3. (PU dulgates another controller
to do this operation of in the mantime
it Itsey performs some other crucial
task.

DMA controller which does the necessary

data transfer bet? the 1/0 device of memory

DMA needs 4 parameter

Source address: from where to read data

Target address: where to write data

byte court: how much data in bytes

peration: Whether to read | write

6 steps in DMA transfir (Figure 13.3 in book)

the host writes a DMA command

block in the rowns ry.

This block has a pointer to the

source of transfer, target address by ter

count of aprenation (basiculy the 4 parameters)

count of writes the address of this

command block to DMA controller of goes

on with other work.

DMA controller of device controller is
via DMA requise of DMA acknowledgement-

· Dure controller places a signal on DMA requist line when a date is available for transfer.

This signal causes the DMA contailer to seize the menony sus, place destroid address on monony address wire a place a signed in 8mA a unowledge wire. · wife durice con troller receives the DM A acknowledgement signal, it transfore the word of data to minory of remove the DMA request signer. · When entite transfer is done, DMA controller interrupts the CAU. Cycle strating of When DMA controller Seins the ornary sus, CPU is removed from accessing romain romany altrough it can access cute minory. Application 1/0 Interpare · A processor LOU is connected to its persipheral device through as interface o Basically it acts as a translator or intermediate · CPU is pretty just of 1/0 are slow so this balancing / synchronizary
is via an interface. It takes ilp from 1/0 serially of sends it to CPU parallely

and data format meetening of afferent 110 during of experient of Each peripheral during has has different responsibilities of rooming so again the interface providy some commonality amidst these.