

SPRING END SEMESTER EXAMINATION - 2019  
COMPUTER ORGANIZATION AND ARCHITECTURE

1. (a) Definition of von-Neuman architecture. 1/2

Difference between von-Neuman and Harvard architecture 1/2

(b)  $R1 = 1200$ ,  $R2 = 1300$

(i)  $EA = 20 + 1300 = 1320$  1/4

(ii)  $EA = 300$  1/4

(iii)  $EA = 1200$  1/4

(iv)  $EA = 1200$  1/4

(c) Comparison between static RAM and Dynamic RAM

(Minimum two comparison) 1/2 + 1/2

(d) Difference between memory mapped I/O and I/O mapped I/O

(Minimum two difference) 1/2 + 1/2

(e) Instruction Decoder: 5:32 1/2

Step Decoder: 3:8 1/2

(f)  $C = 30\text{ns}$  1

$M = 15\text{ns}$

$T_{\text{avg}} = 42\text{ns}$

$T_{\text{avg}} = h * C + (1-h) * (C+M)$

$\Rightarrow 42 = h * 30 + (1-h) * 45$

$\Rightarrow h = 0.2$

(g) Register Name: Instruction pointer (IP) 1/2

Explanation 1/2

(h) Advantage of stack over link register 1

(i)

TAG	SET	BLOCK
19	5	6


1

(j) Problem of polling process  
vectored interrupt as solution 1/2  
1/2

### SECTION - B

2. (a) Explanation of Relative Add. Mode 1

Explanation of Auto Add. Mode 1



Total opcode possible =  $2^{10}$

No. of one add. inst. possible =  $(2^{10} - 450) \times 2^7$


(b) RISC Instructions 2

Stack Organization 2

3. (a) Difference between RISC vs CISC 4


Mention four comparisons. Each comparison carries one mark.

(b) Single precision IEEE floating point number 1






Double precision IEEE floating point number is



The binary value of  $-20.25$  is  $10100.01$

The corresponding normalized value is  $1.010001 \times 2^4$

The single precision floating point representation is



$$E' - 127 = 4$$

$$\Rightarrow E' = 131 = 10000011$$

### SECTION-C

4.(a) Explanation of multi-cores CPU organization (including diagram)

The control sequence for the instruction

ADD #50, R1, R2 is

1. PCout, R=B, MARin, Read, IncPC
2. WMFC
3. MDRoutB, R=B, IRin
4. Offset-field-of-IRout, RlocB, Select A, Add, R2in, End

(b) Definition of parallel processing

Flynn's classification (Explanation with diagram)

1. SISD
2. SIMD
3. MISD
4. MIMD

5. (a)  $M = 10011$ ,  $\bar{M}+1 = 01101$ ,  $Q = 10110$  4

	A	Q	$q_0$
Initialization	0 0 0 0 0	1 0 1 1 0	0
NO Add/sub	0 0 0 0 0	1 0 1 1 0	0
ASHR	0 0 0 0 0	0 1 0 1 1	0
SUB M	0 1 1 0 1		
	0 1 1 0 1	0 1 0 1 1	0
ASHR	0 0 1 1 0	1 0 1 0 1	1
NO Add/sub	0 0 1 1 0	1 0 1 0 1	1
ASHR	0 0 0 1 1	0 1 0 1 0	1
ADD M	1 0 0 1 1		
	1 0 1 1 0	0 1 0 1 0	1
ASHR	1 1 0 1 1	0 0 1 0 1	0
SUB M	0 1 1 0 1		
	0 1 0 0 0	0 0 1 0 1	0
ASHR	0 0 1 0 0	0 0 0 1 0	0

so, product =  $AQ = 10000010$

5. (b) Definition of virtual memory 1

Address translation mechanism with diagram 3

6. The control sequence for the instruction

(a) ADD (R1)+, R2 is as follows 2

1. PCout, MARin, Read, select 4, Add, Zin
2. Zout, PCin, Yin, WMFC
3. MDRout, IRin



4. R1out, MARin, Read, Select 4, Add, Zin
5. Zout, R1in, R2out, ~~W~~ WMFC
6. R2out, Rin
7. MDRout, Select 7, Add, Zin, ~~W~~
8. Zout, R2in, End

The corresponding microsequence for the above said control sequence 2

6. (b) Types of data transfer techniques 11

Explanation of DMA (working principle) 13

7. (a) Role of cache memory 11

Use and types of mapping function 11

Main memory size is  $128K \times 32$

No. of Address line = 17


Total cache has 2048 words

and a block size = 4 words

No. of blocks in cache =  $\frac{2048}{4} = 512 = 2^9$

Two-way set-associative,

so, no. of sets =  $2^9 / 2 = 2^8$



(ii) Tag = 7-bits

Size of cache with tag bits =  $2048 \times 32 + 512 \times 7$   
 $= 69120$  bits



where, cache size is 2048 words,  
 each word is 32-bits, no. of blocks of  
 cache is 512 and each block having  
 tag of 7-bits.

7. (b)

### Restoring Division

12

$$\text{Divident} = Q = 13 = 01101$$

$$\text{Divisor} = M = 4 = 00100, \bar{M}+1 = 11100$$

#### operations

	<u>A</u>	<u>Q</u>
Initialization	00000	1101
Left shift	00001	101□
Sub M from A	11100	
	①1101	
Restore	00100	
	00001	101□
Left shift	00011	01□□
Sub M from A	11100	
	①1111	
Restore	00100	
	00011	01□□
Left shift	00110	1□□□
Sub M from A	11100	
Set $Q_0 = 1$	①0010	
	00010	1□□1
Left shift	00100	□□1□
Sub M from A	11100	
	①0001	□□□□
	00001	□□11
	Remainder	Quotient

cycle-1

cycle-2

cycle-3



## Non-Restoring Division

12

Divident =  $Q = 13 = 1101$

Divisor =  $M = 4 = 00100$ ,  $\bar{M} + 1 = 11100$

### operations

Initialization

Left shift

Sub M from A

set  $q_0$

Left shift

Add M to A

set  $q_0$

Left shift

Add M to A

set  $q_0$

Left shift

Sub M from A

A	Q	
00000	1101	
00001	101	
11100		
①1101	101	0
11011	01	
00100		
①1111	01	0
11110	1	
00100		
①0010	1	
00101		
11100		
①0001		
00001		

cycle-1

cycle-2

cycle-3

Remainder

Quotient

8. (a)  $T_{avg} = [0.9 \times 1 + 0.1 \times 5] \times 160 + [0.9 \times 2 + 0.1 \times 10] \times 40$   
 $= 336 \text{ ns}$

(b)  $\text{No. of chops} = \frac{2M \times 32}{512K \times 8} = \frac{2^{21} \times 2^5}{2^{19} \times 2^3} = \frac{2^{26}}{2^{22}} = 2^4 = 16$   
 $= 16 \text{ chops}$

No. of columns =  $32/8 = 4$

No. of rows =  $16/4 = 4$



