

KIIT UNIVERSITY, BHUBANESWAR

Re-Mid Semester Examination-Spring'2014

DIGITAL ELECTRONIC CIRCUITS [EC-402]

Full Marks: 25

Duration: 2Hrs


Answer all five questions.

The figures in the margin indicate full marks.

Candidates are required to give their answers in their own words as far as practicable and all parts of a question should be answered at one place only.

- (1) a) For what minimum value of propagation delay in each flip-flop will a 10 bit ripple counter skip a count when it is clocked at 10 MHz?
 - b) Differentiate synchronous and asynchronous input terminals of flip-flop, explain with the help of J-K FF.
 - c) What is don't care term and how can such term arise in practice? *
 - d) Define (i)Self-complementing code, (ii)Sequential codes. Give examples of both. *
 - e) Show that, $AB+\bar{A}C+BCDE = AB+\bar{A}C$
- (2) a) Design a MOD-6 synchronous up-counter using JK-FFs.
 b) Using 2-4 decoders (having enable input) design 3-8 decoder with enable input so that the new 3-8 decoder can be used for further expansion. ★
- (3) a) Implement 4-bit odd parity generator using a multiplexer having three select lines. (2.5]
 - b) Design J-K Flip-Flop using 2:1 MUX and a T Flip-Flop. [2.5]
- (4) a) Obtain the minimized expression for the following 4-varible Boolean expression using K-map method and implement the minimized expression using NAND gates only.

 F(P,Q,R,S) = II M (0,1,4,10,11,14).d(2,7,8,13)
 - b) Design a 4:2 priority encoder using given priority order priority order: $D_2 > D_1 > D_3 > D_0$. [2.5] where D_3 , D_2 , D_1 and D_0 are input lines of encoder.
- (5) a) Simplify the given logic circuit and implement the simplified circuit using only NOR gates. [2.5]



b) Draw the circuit diagram of (i)MOD-6 Johnson counter (ii)MOD-4 Ring counter and compare N-bit Ring & Johnson counter from modulus and decoding circuit point of view.

AB = AB

ETT



(1) prime numbers li4 50 > 2,3,5,4,11,13,14,19,23,29, 10 31,37,43,47.

total > 14

modellers of counter > 14.

(b). Syncholonous input Terminals.

Non-synchronous input terminals

- is Memory elements are clocked ffs
- (ii) The change in input signal com affect memory elements upon activation of clock signal
- 1) Hemory elements are either unclocked Ffs or time delay elements.
 - con affect memory elements at any instant of-time.
- (c) Don't care term' are the combinations for & which the natures of the enprission are not specified.

It often occurs when for cortain input combinations, output is not determined or unspecified because letther the input is invalid by the precise value of output is of no consequence.

(d). A code is said to be say-complementing, if the code word of 9's compliment of Nie; of 9-N can be obtained from the code word of N by interchanging all the 0's and 1s.

XS-3 codes are sey-complementing.

Eguential code is one in which each successing code lownary number greater than its preceding code word. lg > xs -3 codes.

(2)

E LHS= AB+AC+BCDE.

= AB+AC+BCDE(A+A)


= AB+AC+BCDE + ABCDE

= AB(I+CDE) + AC(I+BDE)

= AB+AC = RHS

I Hadie In


(b)




1-U la company de la company d


portions the city of the second second

Uhan hillian



 $F = (P+B+R)(P+R+S)(\bar{P}+\bar{Q}+\bar{R})(\bar{P}+\bar{R}+S)$







$$\frac{1}{P_{1}} = \frac{1}{P_{2}} = \frac{0}{D_{1}} = \frac{0}{P_{3}} = \frac{0}{D_{2}} = \frac{0}{D_{3}} = \frac{0}{D_{4}}$$

P₁,D₁D₂D_y should for even bailty system :. P₁=1.

 P_2 , D_1 , D_3 , D_4 should form even parity $\therefore P_2 = 1$

Now o P3D2,D3,D4 should be even parity $P_3 = 0.$

Now,
$$c_2c_1c_0 = 011$$

Hamming code -> 1110000.


pm/ co = 0 1000


Moro, P2, D1, D3, Dy should be even fairly.
... 1110 æ is not even parity

:. 0 (=1


again, P3D2D3Dy > 0110 -> even parety: C2 = 0







MOD-4 RING COUNTER.



MOD-W Johnson N& BIT Ring counter

countey.

(i)

and Amedian