(a) Design a Priority Encoder circuit having priority D2>D0>D3>D1; where D1,D2,D3,D4 are input to the encoder.

(b) Compare with circuit diagram of 4-bit Ring & Johnson counter from modulus and decoding circuit point of view.

Pass word: MOKM6 1 OKM6

A 2/2 B





[4]

[4]



B.Tech & Jied Dr. Deg. DE F. 2011 DE F. 2011 DE F. 2011

SPRING END SEMESTER EXAMINATION-2019-4th Semester B.Tech & B.Tech Dual Degree

DIGITAL ELECTRONICS

EC-2011

(For 2018(L.E) & 2017 Admitted Batches)

Time: 3 Hours

Full Marks: 50

Answer any SIX questions.

Question paper consists of four sections-A, B, C, D.

Section A is compulsory.

Attempt minimum one question each from Sections B, C, D.

The figures in the margin indicate full marks.

Candidates are required to give their answers in their own words as far as practicable and all parts of a question should be answered at one place only.

SECTION-A

Answer the following questions.


 $[1 \times 10]$

- (a) "NAND gate follow commutative law but does not follow associative law"-Show how?
- (b) Show that $AB + \overline{AC} = (A + C) (\overline{A} + B)$ where A, B and C are Boolean variables.
- (c) What is a priority encoder?
- (d) Assume that a 4-bit Ripple counter is holding the count 0110. What will be the count after 31 clock pulses?
- (e) Show how 1-bit Magnitude Comparator can be implemented in a decoder.
- (f) Compare between Mealy and Moore State machines.
- (g) Define Modulus of a Counter.
- (h) Define the 'Resolution' of a digital to analog converter and calculate the resolution (in %) of a 10-bit digital to analog converter.

-0.097



For the circuit given below find the frequency of output (Q) waveform if clock signal frequency is 10 MHz(Assume initially Q = 0).



[4]

[4]

[4]

[4]

SECTION-B

- 2. (a) With the help of a neat diagram, explain the working of a TTL NAND gate with Open-Collector Output and also mention the advantages of this configuration.
 - (b) What is Decoder? Explain it with a block diagram and Gonstruct a 4:16 line decoder using 2-4 line decoder. [4]
- 3. (a) With the help of a neat diagram, explain the working of a 4-bit Successive Approximation type ADC with Analog input of 12.6 V. Find the digital output. What would be its conversion time if clock frequency is 1 MHz? If the analog input voltage is now increased to 14.8 V, what would be the new conversion time? Explain.
 - (b) Define the terms:
 - i) Threshold voltage ii) Fan-in iii) Fan-out iv) Noise Margin

MW

SECTION-C

(2)

4. (a) Simplifythe following 4-variable Boolean expression using K-map method and implement the simplified expression using NOR gates only.

$$F(A,B,C,D) = \sum m (11,12,14) + \sum d (3,4,6)$$

(b) Realize the logic function $F(P,Q,R,S) = P \overline{Q} + R\overline{S} + P\overline{R}$ using 8:1 MUX.But8:1 MUX IC's are not available hence; use 4:1 MUX and 2:1 MUX to implement 8:1 MUX.

[4]

[4]

[4]


[4]

[4]

- 5. (a) Construct a Synchronous counter that goes through states 0,2,3,5,6,7,0,2,3..... using S-R FFs.(Consider unused states as don't cares.)
 - (b) Construct a shift register using JK flip flop which will take 4 clock cycles for loading the data and 3 clock cycles for outputting it. Explain its operation briefly.
- 6. (a) Analyse a BCD to Seven segment Display circuit with proper diagram. [4]
 - (b) Construct a MOD-5 Asynchronous, Up counter using positive edge-triggered D Flip-Flops. [4]

SECTION-D

7. (a) Consider the following state diagram for a synchronous sequential circuit with one input **X** and one output **Z**. Analyse this state diagram and develop its circuit implementation using **JK flip-flop**.



(b) Design a combinational logic circuit that compares two 2 bit numbers, A and B, and determines their relative magnitudes. A>B, A<B, A=B.

SPRING END SEM EXAMINATION-2019

DIGITAL ELECTRONICS (EC-2011) - SOLUTION & MARKING SCHEME

9.1

SECTION-A

a>. For AND Function, Commutative: AB=BA [0.5] Associative: (AB)C = A(BC)

FOR NAND Function, $\overline{AB} = \overline{BA} + follow$ Commutative Law. [0.5] But ((AB).C) \neq (A(BC)-does not follow Associative law.

by Lith'S

ABTAC

ABTAC

EAPPRY Consensus

E0.5] Low]

= AAT + ABTACT BC [Since, AA = 0]

= A(A+B)+C(A+B)

= (A+B)(A+C), R.H.S. [0.5]

Precedence.

Count will be (0101) L= AB G-AB E = AOB Moore Model [1] P. Mely Model Function of PS answer of PS only.

A) Present TP.

(i) TID () ii) If changes my affect ii) If changes do not affect the off of the cut. the off. 3). The Modulus of a Counter is the total number of states it semences through in each compute cycle. [0.5] MOD Humber & an T0.57

Where, n= no. of FFs.

Mr. Resouther of DAC is defined as the smallest charges that Con occur in the Analog of p as a resout of a change in the digital IP. [0.5]

1. of Resultin = 1 x100

[here, n=10] = 0.097. [0.5]

CMOS Inverter

NOD

F=A

A


LET

TCL

J). B- ontent is a one-half the fremency of the closer input, it word as a divide-by-2 device. [0.5]


So, the off fremeny will be = \frac{10}{2}

= 5 MHZ \cdot [0.5]




1.

open Collector may also be used to drive non gate loads such as LEDs. Small Solenoids etc as long as the boad voltage and current is within the rating of open Collector device.




Decoders are used for Seven Segment display and memory address decoding.

Erample 1-3 to 8 line decoder









Employation for vollage 14.87 ilp Li

(b) Thershold voltage [1

fon-In


fan-out

Noise-Margen



P(AB, C, D) = $\mathbb{Z}[m(11, 12, 14) + d(3,4,6)]$ = $\mathbb{T}[m(0,1,2,S,7,8,9,10,13,15) \cdot d(3,4,6)]$ A+B X 0 0 X 0 > 3 quads [2] A+B X 0 0 X P= (B+D) (C+D) (B+D): A+B O O D'agram - [2]





Note: If P, Q, R are kept as the relect lines in the order, then the inputs from top to buttom will be $0, \bar{5}, 0, \bar{5}, 1, 1, 0, 1$ successively.




 $S_{2} = \overline{\varphi}_{2} \varphi_{0} \qquad | S_{1} = \overline{\varphi}_{1} \qquad | S_{0} = \overline{\varphi}_{1} \varphi_{0}$ $R_{2} = \overline{\varphi}_{2} \varphi_{1} \varphi_{0} \qquad | R_{1} = \overline{\varphi}_{1} \varphi_{0} \qquad | R_{0} = \overline{\varphi}_{2} \varphi_{0}$ [2] Make the circuit diagram. - [1] Ous (b) 4h s 150 shift legister using J-K FF. . 72 P2 J, 9, 3 cell. Timing Diagram (Change in state of FF's 5 with each clock pulse) Brief Working - [2] Quo 6 a. C d Common Cathurd BCD to SSD decueler $a = \leq m(0, 2, 3, 5, 6, 7, 8, 9) + d(10-15)$ $a = \leq m(02, 3, 4, 7, 8, 9) + d(10-15)$ type di SSD [2] Analysis 5= Em (0, 1, 3, 4, 5, 6, 7, 8,9)+d (10-15) d = Em(0,2,3,5,6,8,9) + d(10-15) e = Em(0,2,6,8,9) + d(10-15) | g = Em(2,3,4,5,6,8,9) f = Em(0,4,5,6,8,9) + d(10-15) + d(10-15)



(i) Make a bianic MOD-8 using T FF (the edge)!


(ii) In II II II D FF

(iii) MED Using clr/Pre convert MOD 8 to MOD 5




After 100, as soon as output guesto 101, et should be changed to 000.

To remove to we can also use the states 110,111 as don't cares.



the clr inputs of all FF. When M=1 all the FFs must be cleared.





SECTION-D

大·

· 3.

	She Table	
0.1	NS, off	
75	2 X=1	Shre A83)
	x=0 /3-1	A-) 00
A	A, 0 (2 D	BOOL
B	(C,0 B,0	C710
C	(1)	D-11
	(A,0 \B, L	
.)	E 123	

Excimplen Table [10]
C C OH
110 NS TITLE
- I Y to I TONIO
7170 X 00 0 X 1 X 0
20 0 x1 0
1 1 1 1 X X X O 10 1
OF LXO LXO
0 1 1 1 1 1 1 1 1 1
100 /21 / 1 / 1 / 1 / 10 /
10 1 X 1 V 1 1
707 /00 /x T /x0/+/
1 1 0 1 0 1
.1 1



From the excitation & of months, the SIMPLIFIED expression for J, K, Jo, Ko & Z and given by, $2^{1} = 4^{9} \times$; $2^{9} = 4^{1} + \times$; [1]KI = Yo+x; NO=X; [DOD] & Z= Jitox logic Diagram (As Per expression). [1]

b). Let two 2-bot numbers be A = A1 A0 & B = B1 B0.

The logic for 2-but magnitude Comparator,

(i) logic Expression for (A>B). G(A)B) = A,B,+ (A,OB).(A,B)

(ii) Logic exprussion for ALB. L(AKB) = A, B, + (A, OB). (Ã. B.)

iii) Logre Expression for A=B E(A=B) = (A, OB,). (A0 OB0). [2]

Logic Diogram As Per Expression, [2]



87. a). Da/Da/Da/D1 Tonth Table [1.5] of p's IPB D3 Do D1 D2 A= Im(1,2,3,5,6,7,10,11,14,15)+50(0) B= [m(1,4,5)+[d(0) Simplified expression for ABBEN
are given by A= Da+ Do D3 [1.5] B= Jo. Da $V = D_0 + D_1 + D_2 + D_3$

Logic Diagram as per expression. [1]