



KIIT Deemed to be University
Online End Semester Examination(Autumn Semester-2021)

Subject Name & Code: HPC & CS3010

Applicable to Courses: B.Tech

Full Marks=50

Time:2 Hours

SECTION-A(Answer All Questions. Each question carries 2 Marks)

Time:30 Minutes

(7×2=14 Marks)

<u>Question No</u>	<u>Question Type (MCQ/SAT)</u>	<u>Question</u>	<u>CO Mapping</u>	<u>Answer Key (For MCQ Questions only)</u>
<u>Q.No:1</u>		ISA serves as an interface between: A) Hardware and User B) Hardware and Software C) Software and User D) User and Compiler	CO1	B
		Multiprocessing can be achieved in a SISD computer by: A) Keeping multiple PEs B) Using pipelining C) Making it to MIMD D) Never possible	CO1	B
		Which of the following is not included under the dimensions of ISA: A) Memory addressing B) Addressing mode C) Control flow instructions D) Structural hazard	CO2	D
		Assume a pipeline processor has shared a single memory pipeline for data and instruction. What type of hazard it may lead to: A) Structural Hazard B) Data Hazard C) Control Hazard D) Instruction Hazard	CO1	A
<u>Q.No:2</u>		A 4 stage pipeline has stage delays as 150, 120, 160, 140 ns respectively. There is a latch delay of 5ns each. Assuming constant clock rate, the total time taken to process 1000 data items on this pipeline will be A) 120.5 μ s	CO2	C

		B) 160.5 μ s C) 165.5 μ s D) 190 μ s		
		A 4 stage pipeline has stage delays as 300, 240, 320, 280 ns respectively. There is a latch delay of 10 ns each. Assuming constant clock rate, the total time taken to process 1000 data items on this pipeline will be A) 241.5 μ s B) 331 μ s C) 298 μ s D) 340 μ s	CO2	B
		A 4 stage pipeline has stage delays as 150, 120, 160, 140 ns respectively. There is a latch delay of 5ns each. What is the speedup ratio? A) 3.45 B) 4.25 C) 2.8 D) 4.5	CO2	A
		A 4 stage pipeline has stage delays as 300, 240, 320, 280 ns respectively. There is a latch delay of 10 ns each. What is the speedup ratio? A) 3.45 B) 4.25 C) 2.8 D) 4.5	CO2	A
Q.No:3		Suppose a program takes 1 billion instructions to execute on a processor running at 2 GHz. Suppose also that 60% of the instructions execute in 3 clock cycles, 20% execute in 4 clock cycles, and 20% execute in 5 clock cycles. What is the execution time for the program or task? A) 1.25 sec B) 1.8 sec C) 2.15 sec D) 3.25 sec	CO1	B
		Suppose a program takes 1 billion instructions to execute on a processor running at 2 GHz. Suppose also that 50% of the instructions execute in 4 clock cycles, 30% execute in 6 clock cycles, and 20% execute in 8 clock cycles. What is the execution time for the program or task? A) 2.7 sec B) 3.6 sec C) 3.8 sec	CO1	A

		D) 4.5 sec		
		<p>A 7 stage pipeline separated by a clock 6ns along with a latch delay of 1ns. If the non-pipeline clock is also having the same duration and the pipeline efficiency is 50% then calculate the speedup factor.</p> <p>A) 2 B) 4 C) 6 D) 3</p>	CO1	D
		<p>We have 2 designs D1 and D2 for a pipeline processor. D1 has 6 stage pipeline with execution time of 6 ns, 5 ns, 4 ns, 7 ns and 3 ns. While the design D2 has 8 pipeline stages each with 5 ns execution time. How much time can be saved using design D2 over design D1 for executing 100 instructions?</p> <p>A) 300 ns B) 270 na C) 200 ns D) 340 ns</p>	CO1	C
<u>Q.No:4</u>		<p>A memory system has a L1 cache, L2 cache and main memory. If the hit rate of L1 cache is 90% & the hit rate of L2 is 95%. Find out average memory access time, if it takes 10 cycles to access L1 cache, 20 cycles to access L2 cache and 100 cycles to access main memory?</p> <p>A) 14.5 B) 13.5 C) 12.5 D) 11.5</p>	CO4	C
		<p>A memory system has a L1 cache, L2 cache and main & memory. If the hit rate of L1 cache is 85% & the hit rate of L2 is 90%. Find out average memory access time, if it takes 5 cycles to access L1 cache, 15 cycles to access L2 cache and 80 cycles to access main memory?</p> <p>A) 8.45 B) 10.25 C) 12.5 D) 13.75</p>	CO4	A
		<p>The size of cache memory is 2 MB and main memory size is 512 MB X 32. Each block of cache memory contains 64 words. A 2-way set associative mapping is used. What is the address size of TAG, Block and Word Under Block.</p>	CO4	C

		A) 8, 10, 11 B) 6, 12, 11 C) 8, 15, 6 D) 15, 6, 8		
		The size of cache memory is 4 MB and main memory size is 2 GB X 32. Each block of cache memory contains 256 words. A 2-way set associative mapping is used. What is the address size of TAG, Block and Word Under Block. A) 14, 9, 8 B) 12, 10, 9 C) 9, 10, 12 D) 9, 14, 8	CO4	D
<u>Q.No:5</u>		In which architecture compiler finds parallelism? A) Super scalar B) Super pipeline C) VLIW D) CISC	CO3	C
		A simpler VLIW processor does not require of: A) Complex logic circuit B) SSD slot C) Computational register D) Scheduling hardware	CO3	D
		In which stage of the Tomasulo approach, the output dependency has been resolved. A) Issue Stage B) Read operand Stage C) Execution Stage D) Write result stage	CO3	A
		The instruction execution sequence ,that holds the instruction result known as A) Data buffer B) control buffer C) reorder buffer D) ordered buffer	CO3	C
<u>Q.No:6</u>		If the MAR size is 31 bits and the MDR size is 32 bits, what is the size of RAM? A) 2GB X 32 B) 4GB X 64 C) 8GB X 64 D) 4GB X 32	CO6	A
		If the MAR size is 32 bits and the MDR size is 64 bits, what is the size of RAM? A) 2GB X 32 B) 4GB X 64 C) 8GB X 64	CO6	B

		D) 4GB X 32		
		<p>If the MAR size is 33 bits and the MDR size is 64 bits, what is the size of RAM?</p> <p>A) 2GB X 32 B) 4GB X 64 C) 8GB X 64 D) 4GB X 32</p>	CO6	C
		<p>If the MAR size is 34 bits and the MDR size is 64 bits, what is the size of RAM?</p> <p>A) 16GB X 64 B) 8 GB X 32 C) 8 GB X 64 D) 16GB X 32</p>	CO6	A
<u>Q.No:7</u>		<p>UMA and NUMA are two different architecture on the basis of:</p> <p>A) The Control Unit is used B) The Primary Memory is shared C) The Connection Network D) The ISA</p>	CO5	B
		<p>Which of the following statement is true about distributed shared memory architecture</p> <p>A) DSM multiprocessor are UMA B) DSM Multiprocessor are NUMA C) The communication between PEs happen through memory. D) The communication cost is low in case of DSM</p>	CO5	B
		<p>New topology that could reduce the no of switches through which packets must travel, referred to as</p> <p>A) Crossbar Switch B) Hope Coint C) Multi layer Switch D) Network</p>	CO5	B
		<p>A linear array is formed in each dimension by all the nodes, in the</p> <p>A) Bus Topology B) Ring Topology C) Mesh topology D) Torus Topology</p>	CO5	C

SECTION-B(Answer Any Three Questions. Each Question carries 12 Marks)

Time: 1 Hour and 30 Minutes

(3×12=36 Marks)

<u>Question No</u>	<u>Question</u>	<u>CO Mapping (Each question should be from the same CO(s))</u>
<u>Q.No:8</u>	I)State and explain Amdahl's law and discusses its various aspects?	CO1
	II)Suppose in a graphics processor, the 'Floating Point Square Root' (FPSQR) is responsible for 40% of the total execution time. One proposal to enhance the FPSQR hardware & speed up this operation by a factor of 30. The other alternative is to make all floating point instructions in the graphics processor run faster by a factor of 2.4; floating point operations are responsible for 50% of the execution time for the application. Compare the speed up for both the design alternatives.	CO1
	I) What is Instruction Set Architecture?	CO1
	II) What is its significance in designing a computer system?	CO1
	III) What are the different classes of ISA?	CO1
<u>Q.No:9</u>	I) Derive the overall speed up gained by Amdahl's law.	CO1
	II) Assume that we make an enhancement to a computer that improves some mode of execution by a factor of 30. Enhanced mode is used 70% of the time. Measured as a percentage of the execution time when the enhanced mode is in use. Recall that Amdahl's law depends on the fraction of the original unenhanced execution time that could make use of enhanced mode. What is the speed up we have obtained from the fast mode? What percentage of original the original execution time has been converted to fast mode?	CO1
<u>Q.No:9</u>	I) Discuss Flynn's classification of multiprocessor architecture.	CO5
	II) Consider the following sequence of instructions: Add R1, R2, R3	

	<p>Mul #3, R4, R5 Sub R3, R2, R5 Add #20, R2, R5</p> <p>Show the content of different stages at different clock pulses in a 4 stage pipelined processor, by considering the Space Time diagram. Show the content of inter-stage buffers from clock pulse 3 to 8. The contents of registers R1, R2 and R4 are 50, 75 and 90 respectively.</p>	CO2
	<p>I) Explain Superscalar and Super pipelined architecture with proper diagrammatic representation.</p>	CO3
	<p>II) Find out the total no of clock cycles required to execute the following instructions without and with operand forwarding?</p> <p>LD R₁, 10(R₂) ID R₁, 10(R₃) DSUB R₅, R₁, #20 SD R₅, 0(R₂) DADDIU R₂, R₃, #4 DSUB R₅, R₃, R₂</p>	CO2
	<p>I) What are the different types of hazards that occur in a pipeline? Explain how the data forwarding techniques is useful in reducing the data hazard.</p> <p>II) A five stage linear pipeline processor has IF, ID, EXE, MEM, WB. The IF, ID, WB stages takes 1 clock cycles each for any instruction. The execution of different instructions takes more than ideal time as given:- 2 clock cycle for an ADD instruction, 2 clock cycles for SUB instruction, 4 clock cycles for MUL instructions, 6 clock cycles for DIV instructions and 2 clock cycles for LOAD and STORE instruction respectively.</p> <p>Consider the following instructions:- ADD R₄, R₁, R₂ STORE R₃, (04)R₂ SB R₅, R₃, R₂ LOAD R₈, (02)R₅ DIV R₈, R₇, R₄ MUL R₅, R₈, R₂</p> <p>Draw the space time diagram for the above sequence of instructions and find out total number of clock cycles required to complete their execution .</p>	CO2 CO2
<u>Q.No:10</u>	I) Discuss MIPS architecture. Explain Data Path in MIPS architecture in general and represent the data path for branch instruction with proper diagram in particular?	CO5

	<p>II) Explain loop unrolling and perform loop unrolling for the following code fragment represented in high level language-</p> <pre> For (i=0;I<=100; i++) { X [i] = x [i]-constant; } </pre>	CO5															
	<p>I) Explain loop level parallelism and the 2 different methods to achieve that and their differences.</p> <p>II) What is Dynamic Scheduling and what are the 4 stages used in scoreboard tp perform Dynamic Scheduling.</p> <p>Perform the Dynamic Scheduling of the following codes with Scoreboard technique-</p> <p>L.D F2, 5(R3) MUL.D F0, F2, F3 ADD.D F5, F3, F4 DIV.D F10, F6, F3</p> <p>With these given informations:</p> <table> <tr> <th>Functiona unit</th> <th>No. Of FU</th> <th>EX cycles</th> </tr> <tr> <td>Integer</td> <td>1</td> <td>1</td> </tr> <tr> <td>Floating Point Multiply</td> <td>2</td> <td>4</td> </tr> <tr> <td>Floating Point add</td> <td>1</td> <td>2</td> </tr> <tr> <td>Floating point Divide</td> <td>2</td> <td>10</td> </tr> </table>	Functiona unit	No. Of FU	EX cycles	Integer	1	1	Floating Point Multiply	2	4	Floating Point add	1	2	Floating point Divide	2	10	<p>CO3</p> <p>CO4</p>
Functiona unit	No. Of FU	EX cycles															
Integer	1	1															
Floating Point Multiply	2	4															
Floating Point add	1	2															
Floating point Divide	2	10															
	<p>I) Draw and explain different operational steps execute instructions with tomasulo approach to achieve higher ILP.</p> <p>II) Compare the AMAT of the following two multi level cache architecture.</p> <p>Split cache : 16 KB instructions and 16 KB data with miss rate of 2.5% and 8.6% respectively.</p> <p>Unified cache: 32 KB (instructions + data)with miss rate of 3.8%.</p> <p>The miss penalty is 50 cycles. The hit time is 1 cycle in case of split cache and 2 in case of unified cache because of LOAD and Store instructions . Where as 80% of the total memory accesses for instructions and 20% of the total memory accesses are for data.</p>	<p>CO3</p> <p>CO6</p>															
<u>Q.No:11</u>	I) What is the necessity of cache memory in a computer system? Discuss multilevel cache with proper	CO4															

	<p>architectural diagram. Find out the average memory access time.</p> <p>II)What are the different cache optimization techniques, discuss in details?</p>	CO6
	<p>I) Differentiate between message passing models and distributed shared memory architecture? Explain cache coherence in symmetric shared memory multiprocessor with an example.</p>	CO5
	<p>II)Draw and explain both static and dynamic CUBE Interconnection Network by taking 8 nodes in to account?</p>	CO6
	<p>I) Explain the architecture of VLIW processors with proper diagram and discuss the advantages and disadvantages?</p> <p>II) What is perfect shuffle and invert perfect shuffle? Draw and explain a 8×8 Omega Network in details?</p>	CO5 CO6