



### Sample Question Format

#### KIIT Deemed to be University Online Mid Semester Examination(Spring Semester-2021)

**Subject Name & Code:** COA, CS 2006

**Applicable to Courses:**

**Full Marks=20**

**Time:1 Hour**

#### **SECTION-A(Answer All Questions. All questions carry 2 Marks)**

**Time:20 Minutes**

**(5×2=10 Marks)**

<u>Question No</u>	<u>Question Type(MCQ/ SAT)</u>	<u>Question</u>	<u>Answer Key(if MCQ)</u>	<u>CO Mapping</u>																			
<u>Q.No:1(a)</u>		<p>An LOAD instruction is kept in memory at an address 400 and the memory address 401 occupies the address field of the instruction which is shown below. The Opcode is used to add the content of accumulator with an operand. The content of accumulator is 100 and the content of register R600 is 500. What will be the effective address of the operand and the content of accumulator after the execution of the instruction, if the addressing mode is</p> <table><tr><td>Addresses</td><td>Address field of Instructions Opcode</td><td rowspan="7">Indirect Register indirect  700,</td></tr><tr><td>401</td><td>600</td></tr><tr><td></td><td></td></tr><tr><td>500</td><td>800</td></tr><tr><td></td><td></td></tr><tr><td>600</td><td>700</td></tr><tr><td></td><td></td></tr><tr><td>700</td><td>900</td></tr><tr><td></td><td>1000,500,900 600,800,600,500 700,1000,600,500 600,800,500,900</td></tr></table>	Addresses	Address field of Instructions Opcode	Indirect Register indirect  700,	401	600			500	800			600	700			700	900		1000,500,900 600,800,600,500 700,1000,600,500 600,800,500,900	a	CO1
Addresses	Address field of Instructions Opcode	Indirect Register indirect  700,																					
401	600																						
500	800																						
600	700																						
700	900																						
	1000,500,900 600,800,600,500 700,1000,600,500 600,800,500,900																						
		<p>How many memory references are required for the execution of the following code, where LOCX LOCY denote memory locations.</p> <p>MOV (LOCX), R1 ADD R1, (LOCY) INCR LOCY</p> <p>7</p>	d	CO1																			

Address	Content	
20	40	
30	50	
40	60	
50	70	
60	80	

		9 10 11																						
		<p>Consider the code given below. What will be the offset for the instruction BGTZ to branch to the location labeled LOOP? All the instructions are 4 bytes in length.</p> <table><tr><td>1000</td><td>MOV #10,R1</td></tr><tr><td></td><td>MOV #LOCA,R2</td></tr><tr><td></td><td>CLEAR R3</td></tr><tr><td>LOOP</td><td>ADD (R2)+, R3</td></tr><tr><td></td><td>DEC R1</td></tr><tr><td></td><td>BGTZ ?</td></tr></table> <p>-8 -12 8 d)12</p>	1000	MOV #10,R1		MOV #LOCA,R2		CLEAR R3	LOOP	ADD (R2)+, R3		DEC R1		BGTZ ?	b	CO1								
1000	MOV #10,R1																							
	MOV #LOCA,R2																							
	CLEAR R3																							
LOOP	ADD (R2)+, R3																							
	DEC R1																							
	BGTZ ?																							
	<table><tr><td>Content</td><td></td></tr><tr><td>40</td><td></td></tr><tr><td></td><td></td></tr><tr><td>50</td><td></td></tr><tr><td></td><td></td></tr><tr><td>60</td><td></td></tr><tr><td></td><td></td></tr><tr><td>70</td><td></td></tr><tr><td></td><td></td></tr><tr><td>80</td><td></td></tr></table>	Content		40				50				60				70				80		<p>Consider the below given memory map.</p> <p>Which of the following instruction will load 60 in the accumulator</p> <p>LOAD #40 LOAD 60 LOAD (20) d)LOAD (40)</p>	d	CO1
Content																								
40																								
50																								
60																								
70																								
80																								
<b><u>Q.No:1(b)</u></b>		<p>What is the assembly language program to derive the expression <math display="block">X = T+O/(W*E)-R</math> in a stack based computer with zero address instructions. PUSH T; PUSH O; PUSH W; PUSH E; MULT; DIV; ADD; PUSH R; SUB; POP X PUSH T; PUSH O; PUSH W; DIV; PUSH E; MULT; ADD; PUSH R; SUB; POP X PUSH T; PUSH O; SUB; PUSH W; PUSH E; PUSH R;; SUB; MULT; ADD; POP X PUSH T; PUSH O; PUSH W; ADD; DIV; PUSH E; PUSH R; MULT; SUB; POP X</p>	<b>A</b>	CO1																				
		<p>What is the assembly language program to derive the expression <math display="block">X = T+(O/W)*E-R</math></p>	<b>B</b>	<b>CO1</b>																				

		<p>in a stack based computer with zero address instructions.</p> <p>PUSH T; PUSH O; PUSH W; PUSH E; MULT; DIV; ADD; PUSH R; SUB; POP X</p> <p>PUSH T; PUSH O; PUSH W; DIV; PUSH E; MULT; ADD; PUSH R; SUB; POP X</p> <p>PUSH T; PUSH O; SUB; PUSH W; PUSH E; PUSH R;; SUB; MULT; ADD; POP X</p> <p>PUSH T; PUSH O; PUSH W; ADD; DIV; PUSH E; PUSH R; MULT; SUB; POP X</p>		
		<p>What is the assembly language program to derive the expression <math>X = T - O + W * (E - R)</math></p> <p>in a stack based computer with zero address instructions.</p> <p>PUSH T; PUSH O; PUSH W; PUSH E; MULT; DIV; ADD; PUSH R; SUB; POP X</p> <p>PUSH T; PUSH O; PUSH W; DIV; PUSH E; MULT; ADD; PUSH R; SUB; POP X</p> <p>PUSH T; PUSH O; SUB; PUSH W; PUSH E; PUSH R;; SUB; MULT; ADD; POP X</p> <p>PUSH T; PUSH O; PUSH W; ADD; DIV; PUSH E; PUSH R; MULT; SUB; POP X</p>	<b>C</b>	<b>CO1</b>
		<p>What is the assembly language program to derive the expression <math>X = T / (O + W) - E * R</math></p> <p>in a stack based computer with zero address instructions.</p> <p>PUSH T; PUSH O; PUSH W; PUSH E; MULT; DIV; ADD; PUSH R; SUB; POP X</p> <p>PUSH T; PUSH O; PUSH W; DIV; PUSH E; MULT; ADD; PUSH R; SUB; POP X</p> <p>PUSH T; PUSH O; SUB; PUSH W; PUSH E; PUSH R;; SUB; MULT; ADD; POP X</p> <p>PUSH T; PUSH O; PUSH W; ADD; DIV; PUSH E; PUSH R; MULT; SUB; POP X</p>	<b>D</b>	<b>CO1</b>
<b><u>Q.No:1(c)</u></b>		<p>When using Branching, the usual sequencing of the PC is altered. A new instruction is loaded which is called as _____</p> <p>CALL Instruction Return Instruction Branch target Jump Target</p>	<b>c</b>	<b>CO1</b>
		<p>___ the most suitable data structure used to store the return addresses in the case of nested subroutines.</p> <p>a) circular queue b) Stack c) Linear Queue d) doubly Link list</p>	<b>b</b>	<b>CO1</b>

		MFC is activated by which functional unit of computer. a. Central Processing Unit b. Memory c. Input Unit d. Output Unit	b	CO2						
		What is subroutine nesting? a) Having multiple subroutines in a program b) Using a linking nest statement to put many subroutines under the same name c) Having one routine call the other d) None of the mentioned	c	CO1						
Q.No:1(d)		If PC=2004 then PC will updated to ____ ? (initial value of R1=10, R2=-100) <table><tr><td>Memory Location</td><td>Instruction</td></tr><tr><td>2000</td><td>ADD R1, R2</td></tr><tr><td>2004</td><td>Branch&gt;0 1000</td></tr></table> 2004 2008 3004 3008	Memory Location	Instruction	2000	ADD R1, R2	2004	Branch>0 1000	B	CO2
Memory Location	Instruction									
2000	ADD R1, R2									
2004	Branch>0 1000									
		If PC=2048, in 2048 memory location “JUMP 1000” presents then PC will updated to ____ ? 2048 2052 3048 3052	D	CO2						
		If PC=2004 then PC will updated to ____ ? (initial value of R1=10, R2=100) <table><tr><td>Memory Location</td><td>Instruction</td></tr><tr><td>2000</td><td>ADD R1, R2</td></tr><tr><td>2004</td><td>BNZ 1000</td></tr></table> 2004 2008 3004 3008	Memory Location	Instruction	2000	ADD R1, R2	2004	BNZ 1000	D	CO2
Memory Location	Instruction									
2000	ADD R1, R2									
2004	BNZ 1000									
		If PC=2004 then PC will updated to ____ ? (initial value of R1=10, R2=100) <table><tr><td>Memory Location</td><td>Instruction</td></tr><tr><td>2000</td><td>ADD R1, R2</td></tr><tr><td>2004</td><td>BZ 1000</td></tr></table> 2004 2008 3004 3008	Memory Location	Instruction	2000	ADD R1, R2	2004	BZ 1000	B	CO2
Memory Location	Instruction									
2000	ADD R1, R2									
2004	BZ 1000									

<b><u>Q.No:1(e)</u></b>		<p>Three-bus organization of the datapath inside of a processor, CONSTANT 4 at ALU input is useful ----- -----.</p> <p>A. to increment other addresses like memory addresses in LOADMULTIPLE &amp; STOREMULTIPLE type instructions. B. to add 4 to the contents of PC for updating its location to point to the next instruction in the given sequence in memory. C. for Branching D. None of the Above</p>	A	CO2
		<p>The CONSTANT 4 at input A of the ALU is useful --- -----, in a Three-bus organization of the datapath inside of a processor.</p> <p>A. for Branching B. to add 4 to the contents of PC for updating its location to point to the next instruction in the given sequence in memory. C. to increment other addresses like memory addresses in LOADMULTIPLE &amp; STOREMULTIPLE type instructions. D. None of the Above</p>	C	CO2
		<p>In Three-bus organization of the datapath inside of a processor, Which one of the following is the correct Sequence of Control Steps for Fetching an instruction from memory?</p> <p>A. PCout, R=B, MAR in, Read IncPC, WMFC MDRoutB, R=B, IRin</p> <p>B. PCout, R=B, MAR in, IncPC, Read, WMFC 3. MDRoutB, R=B, IRin</p> <p>C. PCout, R=B, MAR in, IncPC Read, WMFC MDRoutB, R=B, IRin</p> <p>None of the above</p>	A	CO2
		<p>Which of the following is the correct Sequence of Control Steps required to Fetch an instruction from memory in Three-bus organization of the datapath inside of a processor?</p> <p>A. PCout, MAR in, Read IncPC, WMFC 3. MDRoutB, R=B, IRin</p>	C	CO2

		<p>B. PCout, R=B, MAR in, IncPC Read, WMFC MDRoutB, R=B, IRin</p> <p>C. PCout, R=B, MAR in, Read 2. IncPC, WMFC 3. MDRoutB, R=B, IRin</p> <p>D. None of the above</p>		
--	--	---	--	--

**SECTION-B(Answer Any One Question. Each Question carries 10 Marks)**

**Time: 30 Minutes**

**(1×10=10 Marks)**

Question No	Question	CO Mapping											
2.a. The contents of memory locations 5000, 5100 and 6000 are 1000, 40 and 90 respectively before the following program is executed. [ Here, the 2 <sup>nd</sup> operand is the destination]  MOV #5000, R1 MOV 100(R1), R2 ADD R2, 6000 ADD (R1)+, R2 MOV R2, (5000)  What will be the contents memory locations 1000, 5000, 6000 and register R1 and R2 after the program is executed? Find out the number of memory references required for each of the instructions in the above program.  <b>Solution</b>  Mem[1000]= 1040 Mem[5100]= 40 Mem[6000]=130 [R1]=5001 [R2]=1040  <table><tr><th>Instruction</th><th>No of Memory references</th></tr><tr><td>MOV #5000, R1</td><td>1</td></tr><tr><td>MOV 100(R1), R2</td><td>2</td></tr><tr><td>ADD R2, 6000</td><td>3</td></tr><tr><td>ADD (R1)+, R2</td><td>2</td></tr><tr><td>MOV R2, (5000)</td><td>3</td></tr></table>	Instruction	No of Memory references	MOV #5000, R1	1	MOV 100(R1), R2	2	ADD R2, 6000	3	ADD (R1)+, R2	2	MOV R2, (5000)	3	CO1
Instruction	No of Memory references												
MOV #5000, R1	1												
MOV 100(R1), R2	2												
ADD R2, 6000	3												
ADD (R1)+, R2	2												
MOV R2, (5000)	3												
2.b. Write the assembly language code the following pseudo code using the addressing modes known to you/ applicable for the given situation. Here p is a pointer to an integer.													

<pre> p=1000;  *p=10;  p++;  d=*p + 20;  Answer:  MOVE #1000, R0 MOVE R0,P MOVE #10, R1 MOVE R1, (P) INC P MOV #20, R2 ADD (P), R2 MOVE R2, D </pre>		
<p>3.a) Register R5 is used in a program to point to the top of a stack. Assume that the stack address space ranges from 2000 to 1500 and each stack word consumes 4 bytes and machine is byte addressable. Write a sequence of instructions using the Index, Autoincrement, and Autodecrement addressing modes to perform each of the following tasks:</p> <p>i) Pop the top two items off the stack, add them, and then push the result onto the stack.</p> <p>ii) Copy the fifth item from the top into register R3.</p> <p>iii) Remove the top ten items from the stack.</p> <p>Answer: Here, register R5 is used as the stack pointer (SP).</p> <p>a) Pop the top two items off the stack, add them, and then push the result onto the stack.</p> <pre> Move (R5)+, R0 Add (R5)+, R0 Move R0, -(R5) </pre> <p>b) Copy the fifth item from the top into register R3.</p> <pre> Move 16(R5), R3 </pre> <p>c) Remove the top ten items from the stack.</p> <pre> Add #40, R5 </pre> <p>3.b)</p>		CO1

2000	INST1	//SUB1	//SUB 2
2004	INST 2	6000 INST N1	8000 INST M1
2008	CALL SUB1	6004 INST N2	8004 INST M2
2012	INST3	6008 CALL SUB2	8008 INST M3
2016	INST4	6012 INST N3	8012 RET
		6016 INST N4	8016
		6020 RET	

Initially the stack pointer SP contains 4000 and keeping a value NULL in the stack.

What are the content of PC, SP, and the top of the stack?

i) After the subroutine call instruction is executed in the main program?

ii) After the subroutine call instruction is executed in the subroutine SUB1?

iii) After the return from SUB2 subroutine?

ANS :

(i) PC = 6000 ,SP =3996 STACK[SP] = 2012

(ii) PC =8000 SP =3992 Stack[SP] = 6012

a. What is Von Neumann Concept? Discuss the Basic Operational Concept of a Computer and explain how it executes a instruction by taking an example of any assembly language instruction.

b. Discuss the factors that affect the performance of the computer. If a 8GHz computer takes 7 clock cycles for ALU instructions, 11 clock cycles for branch instructions and 6 clock cycles for data transfer instructions. Then Find the total time taken by the computer to execute the program that consists of 10 ALU instructions, 5 branch instructions and 5 data transfer instructions.

The factors that affect the performance of the computer are as follows:

i) **Clock cycle time/clock period (R)** – It is just the length of a cycle.

ii) **CPI (S)** - It is the average number of clock cycles per instruction, for a particular machine and program.

iii) **Number of instructions in a program (N)** – It is the **dynamic instruction count** that is how many instructions are actually executed when the program runs, not the static instruction count that is how many lines of code are in a program.

Number instructions=10+5+5=20=N

CO1



<p>Total cycles=7*10+11*5+6*5=70+55+30=155</p> <p>S=CPI=155/20</p> <p>R=8Ghz</p> <p><math>T = NS/R = (20 * (155/20)) / 8 \times 10^9 = 19.375 \times 10^{-9} \text{ Sec} = 19.375 \text{ nano-sec}</math></p>		
<p>5.a. Draw the schematic diagram of the architecture of a single bus CPU. Write the sequence of control steps for the following branch instructions for single bus CPU organization.</p> <p style="text-align: center;">Branch=0      loop</p> <p><b>Control steps:</b>  <b>PC out, MAR in, Read, Select 4, Add, Z in</b>  <b>Z out, PC in, Y in, WMFC</b>  <b>MDR out, IR in</b>  <b>Offset-field-IR out, Select Y, Add, Z in, IF Z=0, then End</b>  <b>Z out, PC in, End.</b></p> <p>5.b. Write the sequence of control steps for the following instructions for single bus CPU organization. Assume second operand is the destination operand.</p> <p style="text-align: center;">MUL #23, (R2)</p> <p><b>PC out, MAR in, Read, Select 4, Add, Z in</b>  <b>Z out, PC in, Y in, WMFC</b>  <b>MDR out, IR in</b>  <b>R2 out, MAR in, Read</b>  <b>Offset-field-IR out, Y in, WMFC</b>  <b>MDR out, Select Y, Add, Z in</b>  <b>R2 out, MAR in</b>  <b>Z out, MDR in, Write</b>  <b>WMFC, End</b></p>		CO2
<p>6.a. Explain the 3-bus architecture inside CPU with neat diagram. Write the control signals for the following instruction.</p> <p style="text-align: center;">MUL (R1), R5</p> <p>.Explanation of 3-bus architecture      [2.5]</p> <p style="text-align: center;">MUL (R1), R2      [2.5]</p> <p><b>STEPS:</b>  <b>PC<sub>out</sub>, R=B, MAR<sub>in</sub>, Read, Increment PC</b>  <b>WMFC</b>  <b>MDR<sub>outB</sub>, R=B, IR<sub>in</sub></b>  <b>R<sub>1outB</sub>, R=B, MAR<sub>in</sub>, Read</b>  <b>R<sub>2outA</sub>, WMFC</b></p>		CO2

<p><math>MDR_{outB}, SelectA, MUL, R_{2in}, end</math></p> <p>6.b. Discuss the advantages of 3-bus architecture inside CPU over single bus organization inside CPU and write the control signal for the following instruction execution in 3-bus architecture inside CPU.</p> <p>MOVE (R1)+, R<sub>5</sub></p> <p>Advantage of 3-bus architecture over single bus architecture: [2]</p> <p>Less control signals are required. At a time more than one out operation can possible on the data path . CPU can increase its speed. System performance can be improved.</p> <p>ADD (R1)+, R<sub>5</sub> [3]</p> <p><b>STEPS:</b></p> <p>1. PC<sub>out</sub>, R=B, MAR<sub>in</sub>, Read, Increment PC 2. WMFC 3. <math>MDR_{outB}, R=B, IR_{in}</math> 4. <math>R_{1outB}, R=B, MAR_{in}, Read, Select\ 4, ADD</math> 5. <math>R_{in}, R_{5outA}, WMFC</math> 6. <math>MDR_{outB}, SelectA, ADD, R_{5in}, end</math></p>		
---	--	--

**Controller of Examinations**