
	Date
Exp	ot. Nog Page No6
	EXPERIMENT - 2
1	AIM: Design and simulation of full adder circuit using Verilog HDL Hardware implementation of full adder circuit using logic gates
•	COMPONENT SOFTWARE USED:
_	Component / Software Specification
	• 163 7432, 7486
	· Bread board, pomer supply. As per requirement
	LED's, oreseitors, switches.
	connecting wines
	· Softwares used Vivado 2016.1
ŧ	INTERNAL
	Full adder:
_	A full adder in a combinational circuit that forms the
	arithmetic sum of three bits. It consists of three inputs and
	two outpute. Two of the input variables, denoted by A and B
	Cin represent the two significant bits to be added. The third input
	position. Two outputs are organized because the arithmetic sum
	of three binary digits veryes in value tream 0 to 3 and the
_	binary representation of 2 on 3 needs two bits. The two
_	binary representation of 2 on 3 needs two bits. The two outputs are designated by Sum and Cout fan output convy.
_	When all import bike are O. The Sum output is equal to !

are equal to 1. The Cout output has a carry


Teacher's Signature: \_\_



Block diagram of full adder

A	Input		Output			
A	B	Cin	Cour	Som		
0	0	0	0	0		
0	0	118	0	1		
0	* ( <b>1</b> .)	0.1	0	1		
0	* A5, A	. 100)	2.4	o		
1	0	0 1	011	_1		
1	0,	1.7	100			
1	1	0	1	0		
1	1	1	1	1		

Touth table of the full adder



Logic diagram of the tull adder

	Date
Exp	t. No
T	The truth table of the full adder is listed in table 2-1. The eight
	roms under the input variables designate all possible combinations of the
	three variables. The block diagram of the full adder in shown in fig-21
$\dashv$	Then find out the Boolean expression for Sum and Cout voing Boolean
$\dashv$	Algebra- In fig. 2.2. the logic diagram of tull adder is shown
	Sum(A,B, Cin) = \( \text{In} (1,2,4,7) = \text{ABCin + ABCin + ABCin + ABCin} \)
	= (A \oplus B) \oplus Cin
_	
_	Cout (A,B,Cin) = \( \text{M}(3,5,6,7) = \text{ABCin + ABCin + ABCin + ABCin} \)
_	= (AB + AB). Cin + AB (Cin + Cin)
_	= (A @ B). Cin+ (A.B)
-	
	PROCEDURE
_	For software simulation
-	(a) Create a module with orequired number of variables and mention
$\dashv$	its input output.
$\dashv$	(b) Write the description of given boolean function using operators
$\dashv$	ar by noing built in primitive gates.
$\dashv$	(C) Synthesize to weate RTL 3chamatic.
$\dashv$	(d) Circule another module referred to as test bench to verify
$\dashv$	the functionality and to obtain the wantornes of input
$\dashv$	and output.
$\rightarrow$	(e) Follow the steps veguired to stimulate the design and compare
$\dashv$	the obtained output with the corresponding truth table.
4	(+) Take the succenshots of the RTL schematic and the

Teacher's Signature : \_\_\_\_\_

and the second	lupul	-1	Outputs			
×	Y	7.	D	В		
0,	0	, 0	0	. 0		
.0	.0	110	Chart'	John		
0	1	0	1 '	1		
0	ı	1	0	:1042		
1113	, 0,	0	1	0		
,	. 0	8.17.1	0	0		
	1	, O,	0	0		
1	1	١	1	- Walie		

Touth table of the tul subtreaction


oberit

7/102 3

bear Liverinia


	Date
Exp	t. No Page No 3
T	For hardware implementation
	(a) Twen off the pomer of the treatmen Kit before constructing any circuit.
	(b) Connect power supply (+50 DC) pin and ground pin to respective
	(d) Connect VCC and GIND pins on each chip to the power supply and
	ground bus strips on the bread board.
	(e) Connect the input and output pins of chips to the input switcher
_	and output LEDS verpectively in the trainer kit.
	(9) Apply various combinations of inputs according to touth table and
	observe outputs of LEDS.
_	
Ę	HDL Code
_	module Full Adden (output Cout, output Sun, input A, input B, input cin):
_	wixe wo, w2, w3;
_	XON XORI (WO, A,B);
	and ANDI (WI, A, B);
	xon XOR2 (Som, wo, Cin);
_	and ANO2 (w2, w0, cin);
_	on ORI (Cout, w1, w2);
_	endmodule
	Conclusion
	The South table of the
	PTO -

Teacher's Signature : \_\_\_\_\_



D	a	t	e			-	-		,00					_	-
_	_	_	_	_	_	-	_	_	_	_	_	_	_	_	_

Exp	ot. No
•	Test bench code
	module full_add_tb;
	reg a,b, cin;
	wine som, cont;
	full add fr (.a(a),.b(b),.cin(cin),. sum (sum),.cont (cont));
	initial begin \$domptile ("full-thexed"); \$domprane (); end
	initial begin a= 1'b1; # 1; a=1'60; # 10 \$ stop (): end
	initial begin a = 1'h1; #1; a = 1'b0; #10 \$ stop(): end  initial begin b = 1'b1; foxenen #2 b = -b; end  initial begin cin = 1'b1; foxenen #1 cin = -cin; #10 \$ stop(); end
	initial begin cin=1'b1; foxoner #1 cin=-cin; #10 \$stop(); end
	Transcar icer is
	initial begin & manitor
	endudule
	h. a
2	Design problem
	Design and simulation of full subtriactor circuit using verilog HIL.
	Handrone implementation of full subtractor circuit.
	11 2 month of a complete
€	Solution!
	Full subractor is a combinational circuit that portorum a subtreetion
	of two bits, taking into account borrowing from the lower significant
	stage. The circuit has three inputs named minueuol (x).
	Subtrahend (4), and previous bornow (2) and two outputs, called
	different (D) and a barrow (B)
	Then find out the boolean expression for difference (D) and a borrow
	(B) using Boolean algebra
	Q V
	Teacher's Signature :



```
1 TEST BENCH CODE
    include "Full-Subtractor. V
    module Full_Subtractor_tb;
    wine D.B;
    veg X, Y, Z;
    Full_Subbractor_ Instance (D.B.X, Y, Z);
        initial begin
           X=01 Y=0; Z=0;
           X=0; Y=0; Z=1;
      1#
           x=0; Y=1; Z=0;
      #1
           K=0; Y=1; Z=1/
      1#
      #1 X=1; Y=0; Z=0;
      1#
           X=11 Y=0; Z=1;
      #1
            x=1; Y=1; Z=0;
           X=1; Y=1; Z=1;
      # 1
      end
     initial begin
         4 monitor (" 10t, X = 10d | Y = 10d | Z = 10d | B = 1.d | D = 10d , $time.
         $ doupfile ("domp.ved");
          $ dumpuars ();
```

envertile at manager maked all the built and

	Date
Expt. No	Page No

D(xx,z) = 5 m(1,2,4,7) = xxz+ xxz+ xxz+ xxz+ xxz
= (xox)@z
B(x,y,z) = \( \sum (1,2,3,1) = \( \bar{x} \bar{y} \bar{z} + \bar{x} z
= XY (Z+Z) + Z (XY+ XY)
$= \overline{XY} + Z(\overline{X} \cdot \overline{X} \cdot \overline{Y})$

## CONCLUSION

The touth table of the full adder is noxitied in all the three modelling
shiles and it RTL schemake is generated. Design and simulation of
styles and its RTI schematic in generated. Design and simulation of full adder and full subtractor has been done successfully.
Till adder and the supplied of value of

Teacher's Signature :