



0001.



In the figure given above, ABCD=1001 is a 4-bit Binary input data. Find all three outputs of the 2-bit magnitude comparator, assuming Odd parity system for Hamming Code Encoder and input line having highest decimal subscript is having the highest priority in the Priority Encoder.

b) Implement the following logic function using an 8:1 MUX. [4  $F(A, B, C, D) = A\overline{B} + C\overline{D} + A\overline{C}$ 

c) Compare N-bit Ring counter, Johnson counter & Ripple 12 counter from modulus and decoding circuit point of view.





SPRINGEND SEMESTER EXAMINATION-201

4th Semester B. Tech / B. Tech Dual (M. Tech/MBA)

## DIGITAL ELECTRONIC CIRCUITS EC-402

[Regular-2011 Admitted Batch & Back ]


Time: 3 Hours Full Marks: 60

Answer any SIX questions including Question No.1 which is compulsory. The figures in the margin indicate full marks.

Candidates are required to give their answers in their own words as far as practicable and all parts of a question should be answered at one place only.

- 1. (a) "Excess-3 codes are non-weighted, sequential & self\_.[1 × 10] complementing," Justify. 000 01111000.
  - (b) Perform the BCD subtraction (476.7 297.8). With the help of a 4:1 MUX, implement a NOT gate.
  - (d) Show that  $AB + \overline{A}C = (A + C)(\overline{A} + B)$  where A, B and C are Boolean variables. AB+AC
  - (e) In a T Flip-Flop; the output is initially in SET state. If the input clock frequency is 6.25 MHz, find the frequency of the output waveform when (i), T = 0, (ii) T = 1. 3, 125 M H
  - (f) Assume that a 4-bit Ripple counter is holding the count 0110. What will be the count after 31 clock pulses? 9,1,15,1
  - (g) Determine the decimal value of the signed binary number '101010' in (i) Sign-Magnitude form (ii) 1's Complement form and (iii) 2's Complement form.

KIIT-U/2013/B.Tech/Spring End Semester Examination-2013



5. (4)	Design an Asynchronous Mod-5 Up-counter using D Flip-Flops.	[4
b)	Design a 4:2 Priority Encoder such that the order of priority of the decimal inputs is given as $D_2 > D_0 > D_1 > D_3$ , where all $D_i$ 's are inputs to the priority encoder.	[4
c)	Draw the circuit diagram of a 2-input CMOS NAND gate.	[2
6. a)	'In Astable multivibrator, external trigger input is not required'. Justify. Design an Astable Multivibrator using 555 Timer IC to generate a square wave of 2 KHz frequency with 50 % duty cycle. Given, $R_A = 3 \ \mathrm{K} \Omega$ .	[4
b)	Design a Synchronous counter that goes through states 0, 5, 3, 2, 6, 0, 5, 3 using S-R Flip-Flops. <i>The counter should count only in 3-bit Gray codes</i> .	[4
c)	Sketch the Q waveform for the Flip-Flop shown in the above figure. Assume that Q = 0 initially and the Flip-Flop has Active-High Asynchronous inputs.	
7. a)	Design a Combinational circuit using 2-input basic gates only which has three inputs A, B & C and three outputs X, Y & Z. When the decimal equivalent of the binary input is 0, 1, 5 or 3, the decimal equivalent of the binary output is one greater than the input and when decimal equivalent of the binary input is 4,	[4

2, 6 or 7, the decimal equivalent of the binary output is one

less than the input.