

Instruction Set



- An extensive set of instructions are provided to carry out various computational tasks.
- According to the operation carried out by the computer, the instructions are classified into 3 categories.

1. Data Transfer Instruction
2. Data Manipulation
 - a. Arithmetic Instruction
 - b. Logical Instruction
 - c. Shift Instruction
3. Program control Instruction.

Data Transfer Instructions : When data is moved from the source to the destination, source copy remains intact.

Name Mononyms

Load LD

Store ST

Move MOV

Exchange XCH

Input IN

Output OUT

Push PUSHT

Pop POP

DF \leftarrow HL (8085)

8086

IN : This instruction is used to take input from input device. (8085, 8086)

IN # Port no, reg.

IN # 08H, R1

This instruction takes an input into processor or register R1, from the device whose identification no is 08H. H indicates hexadecimal no.

OUT : This instruction is used to send output from the processor or register to an output device.

OUT reg, # Port no

OUT R1, # 09H

This instruction sends an output from processor register R1, to an output device whose identification no is 09H.

Data Manipulation Instructions

Arithmetic

Name Mnemonics

Increment INC

Decrement DEC

Add ADD

Subtract SUB

Multiply MUL

Divide DIV

Add with carry ADC

Subtract with borrow SUBB

Logical & Bit Manipulation Instructions:

Name Mnemonics

1. AND AND

It is used to reset some specific bit position in a register, keeping all other bits intact (unchanged)

Ex. AND #FF7H, R1

2. OR OR

It is used to set some specific bit position in a register, keeping all other bits intact (unchanged)

Example OR #04, R1

3. XOR

(Exclusive OR)

It is used to clear the contents of a register.

XOR R₀ R₁

XOR

4. Set Carry - SET C

It is used to set the Carry Flag
CF ← 1

5. Clear Carry - CLRC

It is used to Reset the carry flag
CF ← 0

6. Complement carry

It is used to complement the carry flag.

$CF \leftarrow \overline{CF}$

COMC

7. Enable Interrupt

EI

It is used to set the interrupt flag.

$IF = 1$, interrupt activated.

$IF = 0$, interrupt deactivated.

INTR is an interrupt request signal to the processor.

When $IF = 1$, then only processor recognizes an interrupt request and responds to it, else ignores the request coming on line INTR.

(Explain INTR, PIN and ISR)

8. DI → Disable Intercept

It is used to reset the interrupt flag.

$IF \leftarrow 0$

When $IF = 0$, then the processor ignores the interrupt request. DI instruction is used to mask (disable) the INTR signal.

9. Clear

CLR

10. complement

COM

Shift Instructions.

- Shift or Rotate Instructions:

Name Mnemonics .

Logical shift right. SHR

Logical shift Left SHL

Arithmetical shift right SHRA

Arithmetical shift left SHLA

Arithmetical shift Left SHLA


Rotate right ROR

Rotate Left ROL

Rotate Right through carry RORC

Rotate Left through carry ROLC


- SHL : Logical left shift for unsigned numbers.
Provides a means for shifting block of bits within a register or memory.



The contents of the operand are shifted left by the number of


bits specified in the source operand of the instruction. The vacated bits are filled with zeros. The shifted bits are passed through the C flag, and then dropped. Left shifting on operand is equivalent to multiplying the operand by $2^{\text{bit position shifted}}$.

2




$SHL \#2, R_1$

$$value = 16 = 2^4$$



- **SHR** : Logical right shift for unsigned numbers.

Provide a means for shifting blocks of bits within a register or memory.



The contents of the operand are shifted right by the number of bits specified in the source operand of the instruction. The vacated bits are filled with zeros. The shifted bits are passed through the C flag, and then dropped. Right shifting on operand is equivalent to dividing the operand by $2^{\text{bit position shifted}}$.

$$\begin{array}{r} -110 \\ \hline -55 \\ \hline \end{array} = -55$$


\downarrow 2¹

1 bit position is shifted.

Numericals

Arithmetic Right shift instruction



Example - 1



Here, R1 contains -55 before the shift operation, and after the SHRA, it contains -28

$$-55 / 2^1 = -27.5 = -28$$

Example - 2



Here R1 contains -7 before the shift operation, and after the

SHRA, it containing -4

$$\frac{-7}{2^1} = -3.5 = -4$$

Example-3.

Before execution:

R₁ | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0
SHRA #1, R₁

After

R₁ | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1

Here, R₁ containing +15 before the shift operation, and after the SHRA, it containing +7.

$$\frac{15}{2} = 7.5 = 7$$

Example-4

The content of Registers R₁ is 11010101. What will be the decimal value after execution of Aslfttr #2, R₁. [Assume the number is represented in 2's complement format]

Ans

R₁ | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0

R₁ | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1

R₁ | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0

Here, R₁ contains -43 before the shift operation, and after the ASHR 2 times it contains -11.

$$\frac{-43}{2^2} = -(10 \cdot 7) = -11$$

Example-5

The content of Register R₁ is 10001010. What will be the decimal value in R₁ after the execution of ASHR #1, R₁

(Assume the number are written in 8's complement form)

Ans

R₁ [1 | 0 0 0 1 1 0 1 0] 0
ASHR #1, R₁

[1 | 1 1 0 0 0 1 0] 1 → [0]

Here R₁ contains -118 before the shift operation, and after the ASHR 1 time it contains -118

$$\frac{-118}{2^1} = -59$$

Example-6

Execute the following instruction where R₀ is the 8 bit and its content is 11001011

- (i) ASHTR #1, R₀

$R_0 \boxed{1} \boxed{1} \boxed{0} \boxed{0} \boxed{1} \boxed{0} \boxed{1} \boxed{1} \boxed{0}$
A shift R #1, R_0

$R_0 \boxed{1} \boxed{1} \boxed{1} \boxed{0} \boxed{0} \boxed{1} \boxed{0} \boxed{1} \rightarrow \boxed{1}$

Hence, R_0 contains -53 before the shift operation, and after the A shift R 1 time, it contains

$$\frac{-53}{2^1} = -26.5 = -27$$

Numerical 5

The content of register R_1 is 1011001100110011. write the instruction for performing the following operations.

- (i) Clear the LSB of R_1 to 0.
- (ii) Set the MSB of R_1 to 1.

Note LSB = 1st significant byte.
MSB = 10th significant byte.

Ans (i) AND #FF00H, R_1
(ii) OR #FF00H, R_1

Rotate Instructions.




Rotate Left Instruction

(Rotate!)

Bob

The bits of the destination are rotated left. The number of bits rotated is determined by the source operand. The bits rotated out of the most significant bit of the operand go to both the carry bit and the least significant bit of the operand.



Q5. The content of register R1 is 11010110. What will be the decimal value after execution of Rotatel #2, R1. [Assume the number is represented in 8's complement format]

Ans- So after the RotateL #2, R1, the content of R1 will become.


$R_1 = 10101101$, (After the 1st rotation)

$R_1 = \langle 010\ 11011 \rangle$. (After the 2nd rotation)


Hence M_{SB} is 0, Hence Right is +ve
 so the [R] in decimal = $(01011011)_2$

≡ 91

Estate Right Instruction (Potatoe)




The bits of the destination are rotated right. The number of bits rotated is determined by the source operand. The bits rotated out of the least significant bit of the operand go to both carry bit and the most significant bit of the operand.



Rotate Right through carry
Instruction (ROTATEC) RORC

The bits of the destination are rotated right. The number of bits rotated is determined by the source operand. The bits rotated out of the least significant bit of the operand go to the carry bit and the previous carry bit goes to the most significant bit of the operand.



Rotate Left through Carry Instruction (ROTATELC) ROLC

The bits of the destination are rotated left. The number of bits rotated is determined by the source operand. The bits rotated out of the most significant bit of the operand go to both the carry bit and the previous carry bit. goes to the least significant bit of the operand.

CF

