


Topics to be covered

- * Design of Adder (n-bit ripple carry adder, carry look ahead adder).
- * Multiplication of positive numbers.
- * Signed operand multiplication
- * Fast multiplication
- * Integer Division (Restoring and non-restoring)
- * IEEE floating-point Numbers and its operations (single and double precision).


Design of Adder :-N-bit Ripple Carry Adder:-Some foundation:-Addition and Subtraction of sign numbers:-

$$Si = xi \oplus yi$$

$$Ci = xi \cdot yi$$

Truth table of Half adder

xi	yi	Si	Ci
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



$$\begin{aligned}
 Si &= \overline{x_i} \overline{y_i} C_{i-1} + x_i \overline{y_i} \overline{C}_{i-1} \\
 &\quad + x_i \overline{y_i} C_i + x_i y_i C_{i-1} \\
 &= x_i \oplus y_i \oplus C_i
 \end{aligned}$$

$$Ci_1 = \overline{x_i} y_i C_{i-1} + x_i \overline{y_i} C_i + x_i y_i \overline{C}_{i-1}$$

Truth table of full adder

xi	yi	Ci	Si	Ci+1
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


Block diagram of full adder

$$S_i = x_i \oplus y_i \oplus c_i$$


$$C_{i+1} = x_i y_i + y_i c_i + x_i c_i$$

OR


$$C_{i+1} = x_i y_i + (x_i \oplus y_i) c_i$$



$$S_i = x_i \oplus y_i \oplus c_i$$



N-bit ripple carry adder



→ To add two n bit numbers n full adders are required. The carry must be propagate or ripple through this cascade. This configuration is called n -bit ripple carry adder.

FLIP A NUMBER

$$\begin{array}{r} 1 \\ 0 \end{array} \xrightarrow{\text{to}} \begin{array}{r} 0 \\ 1 \end{array}$$

$$\begin{array}{l} 1 \oplus 1 = 0 \\ 0 \oplus 1 = 1 \end{array}$$

$$\begin{array}{l} y_i \oplus 0 = y_i \\ 1 \oplus 0 = 1 \\ 0 \oplus 0 = 0 \end{array}$$

$$y_i \rightarrow \overline{y_i}$$

$$y_i \oplus 1 = \overline{y_i}$$


$$y_i \oplus 0 = y_i$$

$$y_i \rightarrow -y_i$$

$$= \overline{y_i} + 1$$

1's complement + 1 = 2's complement.

Binary → addition - subtraction logic network



Carry Look ahead Adder!

→ Demerit of n-bit ripple carry adder :-

* take too much time to produce S_0 through S_{n-1} and C_n . ~~sum~~

* Carrying depends on the previous stage.

* This leads to a time delay in addition process.

* This delay is known as propagation delay.

$$S_i = x_i \oplus y_i \oplus c_i$$

$$C_{i+1} = x_i y_i + x_i c_i + y_i c_i \quad \text{OR}$$

$$C_{i+1} = x_i y_i + c_i (x_i \oplus y_i)$$

$$G_i = x_i y_i, \quad P_i = x_i \oplus y_i$$

$$C_{i+1} = G_i + C_i P_i$$

G_i

P_i

Carry
generator

Carry
Propagation

$$C_1 = G_0 + C_0 P_0 : \quad G_0 = x_0 \cdot y_0, \quad P_0 = x_0 \oplus y_0$$

$$\begin{aligned} C_2 &= G_1 + C_1 P_1 : \quad G_1 = x_1 y_1, \quad P_1 = x_1 \oplus y_1, \\ &= x_1 \cdot y_1 + (x_0 \cdot y_0 + C_0 (x_0 \oplus y_0)) (x_1 \oplus y_1) \end{aligned}$$

$$\begin{aligned} &= G_1 + (G_0 + C_0 P_0) \cdot P_1 \\ &= G_1 + G_0 P_1 + C_0 P_0 P_1 \end{aligned}$$


$$C_3 = G_2 + C_2 P_2 = G_2 + (G_1 + G_0 P_1 + C_0 P_0 P_1) P_2$$

$$= G_2 + G_1 P_2 + G_0 P_1 P_2 + C_0 P_0 P_1 P_2$$

$$C_4 = G_3 + G_2 P_3 + G_1 P_2 P_3 + G_0 P_1 P_2 P_3 + C_0 P_0 P_1 P_2 P_3$$

$$C_{i+1} = G_i + G_{i-1} P_i + G_{i-2} P_{i-1} P_i + \dots + C_0 P_0 P_1 \dots P_i$$


$$= G_i + P_i G_{i-1} + P_i + P_{i-1} C_{i-1}$$



$$S_i = x_i \oplus y_i \oplus c_i$$

$$G_i = x_i y_i$$

$$P_i = x_i \oplus y_i$$



Generate and propagate function :-

$$P_0^T = P_3 P_2 P_1 P_0$$

$$G_0^T = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0$$

Multiplication of Positive Numbers :-

- Multiplication of Positive Numbers.
- Multiplication of Signed Numbers.

$$\begin{array}{r}
 1 \ 1 \ 0 \ 1 \rightarrow \text{Multiplicand } M \\
 \times 1 \ 0 \ 1 \ 1 \rightarrow \text{Multiplier } Q \\
 \hline
 1 \ 1 \ 0 \ 1 \rightarrow Q_0 M
 \end{array}$$

$$\begin{array}{r}
 1 \ 1 \ 0 \ 1 \times \rightarrow Q_1 M \times 2^0 \quad \frac{13}{11} \\
 1 \ 0 \ 0 \ 0 \times \rightarrow Q_2 M \times 2^1 \quad \frac{13}{13} \\
 1 \ 1 \ 0 \ 1 \times \rightarrow Q_3 M \times 2^2 \quad \frac{13}{14} \\
 \hline
 10 \ 0 \ 0 \ 1 \ 1 \ 1 \quad = 128 + 8 + 4 + 2 + 1
 \end{array}$$

128 64 32 + 8 4 0 2 1 = 128 + 15 = 143

→ Multiply by 2 will give left shift of no.
Ex: $4 \times 2 = 8$ $4 = 100$ $8 = 1000$ $100 \xrightarrow{\times 2} 1000$

4 bit CLA

All g_i and p_i will be generated after 1 Ce.

Then at 3 CC all carry will be generated


$$(c_1, c_2, c_3, c_4)$$

Then at 4 CC all sum will be generated.

$$(s_0, s_1, s_2, s_3)$$

final result = $c_4 s_3 s_2 s_1 s_0$

16-bit CLA ! -



Time $\xrightarrow{(1+2)}$

at 3 CC C_4 will be generated. ($c_1, c_2, c_3, \underline{c_4}$)

at 5 CC $\xrightarrow{(3+2)}$, C_8 will be generated ($c_5, c_6, c_7, \underline{c_8}$)

at 7 CC $\xrightarrow{(5+2)}$, C_{12} will be generated ($c_9, c_{10}, c_{11}, \underline{c_{12}}$)


at 9 CC $\xrightarrow{(7+2)}$, C_{16} will be generated. ($c_{13}, c_{14}, c_{15}, \underline{c_{16}}$)

at 10 CC, all sum be generated

$$(s_{12}, s_{13}, s_{14}, s_{15})$$


For 32 bit \rightarrow Time ??

Multiplicand



$$PP_4 = P_7 P_6 P_5 P_4 \dots P_0$$

$PP \rightarrow$ Partial Product
Bit of incoming partial product (PP_i)



$$PP_{i+1} = PP_i + Q_i 2^i M$$

$$\begin{array}{r} 1101 \\ \times 1011 \\ \hline \end{array} \leftarrow M$$

$$\begin{array}{r} 1011 \\ \times 1011 \\ \hline \end{array} \leftarrow Q_0$$

$$\hline 0000000010 \rightarrow PP_0 = 0$$

$$1101 \quad (Q_0 M)$$

$$PP_1 = PP_0 + Q_0 2^0 M$$

$$= PP_0 + Q_0 \cdot M \quad \overline{00001101} \rightarrow PP_1$$

$$PP_2 = PP_1 + Q_1 2^1 M$$

$$= PP_1 + Q_1 \cdot 2 \cdot M$$

$$PP_3 = PP_2 + Q_2 2^2 M$$

$$PP_4 = PP_3 + Q_3 2^3 M$$

$$11010 \rightarrow 2 \cdot Q_1 \cdot M$$

$$\overline{001000111} \rightarrow PP_2$$


$$000000 \rightarrow 2^2 \cdot Q_2 \cdot M$$

$$\overline{00100111} \rightarrow PP_3$$

$$1101000 \rightarrow 2^3 \cdot Q_3 \cdot M$$

$$\overline{10001111} \rightarrow PP_4$$

Register configuration of multiplication unit.




* Multiply two number $M = 1101, Q = 1011$

Q₀ = 1 ADD	0	0 0 0 0	1 0 1 1	1st cycle
Q ₀ = 1 ADD M	0	1 1 0 1	<u>1 1 0 1</u>	
Right shift CAQ	0	0 1 1 0	<u>1 1 0 1</u>	
Q₀ = 1 ADD M	1	0 0 1 1	1 1 0 1	2nd cycle
Right Shift CAQ	0	1 0 0 1	<u>1 1 0 1</u>	
Q ₀ = 0, NO ADD M	0	1 0 0 1	<u>1 1 0 1</u>	<u>1 1 1 1</u> } 3 rd cycle
Right Shift CAQ	0	0 1 0 0	<u>1 1 1 1</u>	
Q ₀ = 1 ADD M	1	0 0 0 1	<u>1 1 1 1</u>	<u>1 1 1 1</u> } 4 th cycle
Right Shift CAQ	0	1 0 0 0	<u>1 1 1 1</u>	

Product

$$\text{Product} = 10001111$$

Flowchart of multiplication of the no.



Signed Operand Multiplication :-

Booth Algorithm :-

- generates a $2n$ -bit product and treats both positive and negative 2's complement n -bit operands uniformly.
- Reduces the no. of additions as in the standard procedure.

* Booth Recording Pattern : - (BRP)

Ex :

$$Q = 30 = 0 \quad 1 \quad 1 \quad 1 \quad 1 \quad 0 \quad 1 \quad 0$$

BRP :

$$+1 \quad 0 \quad 0 \quad 0 \quad 0 \quad -1 \quad 0$$

* * * (Remember)

bi bi-1	bi bi-1	bi bi-1	bi bi-1
1 1	0 0	0 1	1 0
↓	↓	↓	↓
0	0	+1	-1

Booth recording pattern is : +1 000 -1 0

Ex :

$$Q = \boxed{1 \quad 0 \quad 1 \quad 0 \quad 1 \quad 0 \quad 1} \quad 1 \quad 0$$

↓ ↓ ↓ ↓ ↓ ↓

$$-1 \quad +1 \quad -1 \quad +1 \quad -1 \quad +1 \quad -1$$

$$\text{BRP: } -1 + 1 - 1 + 1 - 1 + 1 - 1$$

Q. Multiply 2 nos -9 × -13

$$M = -9$$

$$Q = -13$$

$$+9 = 01001$$

$-9 = \underline{\text{2's complement of } 9 = 1\text{'s complement} + 1}$

1's complement of 9 =

$$+9 = 01001$$

$$\boxed{10110}$$

→ 1's complement.

$$\begin{array}{r} & +1 \\ \hline 10110 & \rightarrow 2\text{'s complement.} \end{array}$$

$$-9 = 10111$$

$$M = -9 = 10111$$

(3)

$$Q = -13 =$$

$$+13 = 01101 \quad \text{2's complement}$$

$$\begin{array}{r} 10010 \\ +1 \\ \hline \end{array}$$

$$-13 \rightarrow 10011 \quad 2's \text{ complement}$$

$$Q = 10011$$

$$M = -9 \Rightarrow -M = 9$$

Subtract M from $X \Rightarrow X - M$

Otherwise we can tell Add $(-M)$ to X

$$X - M = X + (-M)$$

$$M = -9 = 10111$$

$$-M = +9 = 01001$$

$$Q = -13 = 10011$$

$$A - M = A + (-M) \\ = A + 9$$

Now multiplication Procedure:-

	A 10011	. Q 10011	E 0
Initialization	00000	10011	0
Sub M (Add $-M$)	+ 01001	10011	0
A Shift + R (Arithmetic Shift Right)	01001	11001	1
NO Add/Sub	00100	11001	1
A Shift + R	00010	11001	1
Add M	+ 10111	01100	1
A Shift + R	10111	01100	1
NO Add/Sub	11110	01011	0
A Shift + R	11110	01011	0
Sub M (Add $-M$)	+ 01001	01011	0
Discard	00011	10101	1
A Shift + R	00011	10101	1

Product Result

$$\text{Product} = \frac{00011 \ 10101}{A \ Q} = 117 = (-13 * -9)$$

Q. Multiply -15×-9 using Booth's Algorithm.

$$M = -15 = 10001$$

$$+15 \rightarrow 01111$$

$$Q = -9 = 10111$$

$$-15 \rightarrow \begin{array}{r} 1 \\ 0 \\ 0 \\ 0 \\ 0 \\ +1 \\ \hline 10001 \end{array}$$

$$-M = +15 = 01111$$

$$+9 \rightarrow 01001$$

$$\cancel{0} \cancel{1} \cancel{0} \cancel{1} \cancel{0} +1 \quad \begin{array}{r} 1 \\ 0 \\ 0 \\ 0 \\ 1 \\ +1 \\ \hline 10111 \end{array}$$

Operations

Initialization:

$$\boxed{00000}$$

$$\boxed{10111} \quad \boxed{0}$$

Sub M

(Add $-M$)

A Shift + R

NO Add/Sub

A Shift + R

NO Add/Sub

A Shift + R

Add M

A Shift + R

Sub M

(Add $-M$)

A Shift + R

$$\begin{array}{r} +01111 \\ \hline 01111 \end{array}$$

$$\begin{array}{r} 01111 \\ 10111 \\ \hline 10111 \end{array}$$

$$\begin{array}{r} 00111 \\ 11011 \\ \hline 11011 \end{array}$$

$$\begin{array}{r} 00011 \\ 11101 \\ \hline 11101 \end{array}$$

$$\begin{array}{r} 00001 \\ 11110 \\ \hline 11110 \end{array}$$

$$\begin{array}{r} +10001 \\ 10010 \\ \hline 10010 \end{array}$$

$$\begin{array}{r} 11001 \\ 01111 \\ \hline 01111 \end{array}$$

$$\begin{array}{r} 01000 \\ 01111 \\ \hline 01111 \end{array}$$

$$\begin{array}{r} 00100 \\ 00111 \\ \hline 00111 \end{array}$$

$$A \otimes = 0010000111 = 128 + 4 + 2 + 1$$

$$= 128 + 64 + 32 + 16 + 8 + 4 + 2 + 1 = 135$$

which is equal to -15×-9

* When to stop

The no. of cycles = no. of digits present in Q + 1

meaning, the MSB of Q is shifted

to position.

8. Multiply -15×-3 using Booth Algorithm

$$M = -15 = 10001$$

$$-M = +15 = 01111$$

$$Q = -3 = 101$$

$$\begin{array}{r} +3 \rightarrow 011 \\ -3 \rightarrow 100 \\ +1 \\ \hline 101 \end{array}$$

$$-4 + 1 = -3$$

operation

Initialization

$$\begin{array}{r} A \\ 00000 \\ +01111 \\ \hline 01111 \end{array}$$

$$\begin{array}{r} Q \\ 101 \\ 0 \\ -1 \\ \hline 1010 \end{array}$$

cycle 1

AShift+R

$$\begin{array}{r} 00111 \\ +10001 \\ \hline 10101 \end{array}$$

$$\begin{array}{r} 10101 \\ +10 \\ \hline 11011 \end{array}$$

Add M

$$\begin{array}{r} 11000 \\ +10 \\ \hline 11010 \end{array}$$

cycle 2

AShift+R

$$\begin{array}{r} 11100 \\ +01111 \\ \hline 01011 \end{array}$$

$$\begin{array}{r} 01011 \\ +1 \\ \hline 01100 \end{array}$$

Sub M

$$\begin{array}{r} +01111 \\ \hline 01011 \end{array}$$

cycle 3

AShift+R


$$\begin{array}{r} 00101 \\ +101 \\ \hline 00101 \end{array}$$

$$00101101$$

$$32 + 8 + 4 + 1 = 45 = -15 \times -3$$

$$= 45$$

flow chart of Booth Algorithm for multiplication



Q - Multiply $+15 \times -9$ using Booth's Algorithm

$$M = +15 = 01111$$

$$-M = -15 = 10001$$

$$Q = -9 = 10111$$

$$+15 = 01111$$

$$15\text{comp} = 10000$$

$$+1 = 1$$

$$-15 = \frac{10001}{10001}$$

$$+9 = 01001$$

$$9\text{comp} = 10110$$

$$+1 = 1$$

$$-9 = \frac{10111}{10111}$$

Operation

Initial

$$\text{Sub } M$$

$$A + (M)$$

$$A \text{ shift } R$$

$$A \text{ shift } R$$

$$A \text{ shift } R$$

$$\text{Add } M$$

$$A + M$$

$$A \text{ shift } R$$

$$\text{Sub } M$$

$$A + (-M)$$

$$A \text{ shift } R$$

$$AQ = \begin{array}{r} 1101111001 \\ -256 \quad 64 \quad 32 \quad 16 \quad 8 \quad 1 \\ \hline 10111 \end{array} \quad \begin{array}{r} 1101111001 \\ -110111000 \\ \hline 0010000111 \end{array}$$

$$= -256 + 64 + 32 + 16 + 8 + 1 = -135$$

shortcut of calculation of the decimal value of a 2's complement binary representation

→ if no. is +ve then last bit is always zero and easy to calculate

→ if no. is -ve then last bit is always one before consecutive 1's.

* Strike out 1 from LSB to last consecutive 1's.
→ calculate. Last pos is -ve and all other +ve (after that)
ex: ~~4111001~~ = $-8 + 1 = -7$

- The Booth algorithm has two attractive features.
 - * First it handles both positive and negative multipliers uniformly.
 - * It achieves some efficiency in the number of additions required when the multiplier has a few large blocks of 1's.
- The speed gained by skipping even 1's depends on the data.
- On average, the speed of doing multiplication with the Booth Algorithm is same as with the normal algorithm.


Fast Multiplication :-

- To speed up the multiplication operation 2 techniques are used.

- * Bit Pair recording of multipliers (maximum no. of summands that must be added is $n/2$ for n-bit operands).
- * Carry save addition of summands. (reduces the time needed to add the summands).

Bit Pair recording of multipliers :-

→ Example:-



Multiplicand bit-Pair	Multiplicand bit on right	Multiplicand Select at position i
i+1 i	i-1	
0 0	0	$0 \times M$
0 0	1	$+1 \times M$
0 1	0	$+1 \times M$
0 1	-1	$+2 \times M$
1 0	0	$-2 \times M$
1 0	1	$-1 \times M$
1 1	0	$-1 \times M$
1 1	1	$0 \times M$

→ In this technique, summands is $n/2$ for n bit operation.

→ It halves the maximum no. of summands.


Example:-

$$+13 \rightarrow 01101 \text{ (M)} \quad -M = -13 = 10011$$

$$-6 \rightarrow 11010 \text{ (Q)}$$

using Booth's Algorithm:-

Booth Recording Pattern



① added algorithm reduces the no. of additions required.

$$01101$$

$$(X) \underline{0 -1 +1 -1 0}$$

$$\begin{array}{r} 0000000000 \\ 1111100011 \end{array}$$

$$\begin{array}{r} 00001101 \\ 1110011 \end{array}$$

$$\begin{array}{r} 00000000 \\ \hline 1111011011 \end{array}$$

using Booth's
Algorithm

$$\boxed{\cancel{111011}} \quad 0010 = -48$$

$$128 \ 64 \ 32 \ 16 \ 8 \ 4 \ 2 \ 1$$

$$-128 + 32 + 16 + 2 = -128 + 80 = -48$$

using Bit-pair recording pattern



$$+M = 01101$$

$$-M = 10011$$

$$-2M = 100110$$

$$+2M = 011010$$

left shift

$$(X) \underline{0 -1 -2}$$

$$\begin{array}{r} 1111100110 \\ 111110011 - - \\ \hline 0000000 - - \end{array}$$

$$-2M$$

$$-M$$

$$\boxed{\cancel{1111100110}} \quad 0010 = -48$$

* Carry save addition of summands:


- Reduces the time needed to add summands.
 - Carry save addition technique speed up the addition process.
 - In this technique carries are saved and introduced in the next row at the correct position.

$$\begin{array}{r}
 45 \rightarrow 101101 \quad (\text{M}) \\
 63 \rightarrow 111111 \quad (\text{Q}) \\
 \hline
 \begin{array}{c}
 \textcircled{1} \textcircled{2} \textcircled{3} \textcircled{4} \textcircled{5} \textcircled{6} \textcircled{7} \\
 \textcircled{1} \textcircled{2} \textcircled{3} \textcircled{4} \textcircled{5} \textcircled{6} \textcircled{7}
 \end{array}
 \begin{array}{l}
 \text{A} \\
 \text{B} \\
 \text{C} \\
 \text{D} \\
 \text{E} \\
 \text{F}
 \end{array}
 \end{array}$$

→ This multiplication can be performed using CSA.

$$\begin{array}{r}
 010111010011 \quad (S_4) \\
 + 010101000000 \quad (C_4) \\
 \hline
 101100010011 \rightarrow \text{Product}
 \end{array}$$

~~Carry-look-ahead adder~~



After 1 AND gate delay, all multiplier bits are available as input to CSA level. Assume each CSA level takes 2 gate delays.

C₄ and S₄ are available after 6 gate delays.

\therefore Now C₄ + S₄ using carry-look-ahead adder

$$S_4 = 12 \text{ bits} \xrightarrow{(6+2)} 3-\text{u bit adder}$$

All C_i & P_i \rightarrow After 1 gate delay

Then C₁, C₂, C₃, C₄ \rightarrow After 3 gate delay } 1st u-bit adder
(Takes) S₀, S₁, S₂, S₃ \rightarrow After 4 gate delay. } 2nd u-bit adder

Then C₅, C₆, C₇, C₈ \rightarrow After 3 + 2 = 5 gate delay } 3rd u-bit adder

S₄, S₅, S₆, S₇ \rightarrow After 6 gate delay } 4th u-bit adder

Then C₉, C₁₀, C₁₁, C₁₂ \rightarrow After (5 + 2) = 7 gate delay } 5th u-bit adder


S₈, S₉, S₁₀, S₁₁ \rightarrow After 8 gate delay } 6th u-bit adder

∴ After 8 gate delay C₄ + S₄ = Solution will be available.

∴ Total = 1 + 6 + 8 = 15 gate delay for multiplication

Integer Division :-

Shift left



$$13 \overline{) 274}$$

$$274 \rightarrow 100010010$$

$$13 \rightarrow 1101$$

$$\begin{array}{r} 14 \\ -13 \\ \hline 1 \end{array} \quad 168 \quad 168 + 1 = 169$$

$$10101$$

some basic knowledge

* Quotient only contains 0 or 1.

* first multiply with 1 and subtract divisor from dividend

→ if remainder gives +ve means we can divide (put quotient +)

→ if remainder gives -ve mean we can't divide (put 0 in quotient)

→ you will remain 1

$$\begin{array}{r} 100010010 \\ 1101 \\ \hline 1000 \end{array}$$

$$-0000$$

$$\underline{0000}$$

$$\begin{array}{r} 1101 \\ -0000 \\ \hline 00111 \end{array}$$

$$\begin{array}{r} 00111 \\ -0000 \\ \hline 00111 \end{array}$$

$$\begin{array}{r} 00111 \\ -0000 \\ \hline 00111 \end{array}$$

$$\begin{array}{r} 00111 \\ -0000 \\ \hline 0001 = 1 \end{array}$$

→ Restoring Division - Given
→ In the circuit diagram, (in the previous pa

- Initial:
* n-bit positive divisor is loaded into register M at the start of operation.
* n-bit positive dividend is loaded into register Q at the start of operation.
* Register A is set to 0.

After division complete

- * n-bit quotient is in Register Q.
* remainder is in register A.
* The extra bit position at the least end of both A and M accommodates the sign bit during subtraction.

Algorithm for Restoring division

- DO the following steps for n times.
1. shift A and Q left one binary position
2. Subtract M from A, and place the answer back in A.
3. If the sign of A is 1, set q_0 to 0 and add M back to A; otherwise set $q_0 = 1$.

→ This method is called restoring division because after subtraction, if the remainder is negative then we restore partial dividend by adding divisor back to the remainder which is a -ve value.

$$\text{Ex:- } \begin{array}{r} 13 \\ \hline 10 \end{array}$$

$\begin{array}{r} 13 \\ \hline 10 \end{array}$ → -ve value $\xrightarrow{+13} \text{Add divisor}$
 $\begin{array}{r} 13 \\ \hline 10 \end{array}$ → get original dividend

NON-Restoring Division :-

→ The restoring division can be improved by avoiding the need for restoring A after an unsuccessful subtraction.

→ Subtraction is said to unsuccessful if the result is negative.

→ Consider the sequence of operation that takes place after the subtraction operation in non-restoring algorithm:

* If A is positive, set q_0 to 1 and in the next cycle we perform left shift operation and subtract $-M$.

i.e finally we perform $2A - M$

~~left shift of A: $2A$ (now $A \leftarrow 2A$)~~
Sub M : $A - M$ (now $A \leftarrow A - M$)

EX: $100 = 4$
left shift by 1
 $\begin{array}{r} 100 \\ \times 2 \\ \hline 1000 \end{array}$ $1000 = 8$ (5×2)
EX: NO: $5 = 101$
left shift by 1
 $\begin{array}{r} 101 \\ \times 2 \\ \hline 1010 \end{array}$ $1010 = 10$ (5×2)

* If A is negative, set q_0 to 0 and add M then in the next cycle we perform left shift operation and subtract M .

i.e we perform

Add M to A : $A + M$ (Now $A \leftarrow A + M$)

Left shift: $2(A + M)$ (Now $A \leftarrow 2A + 2M$)

Sub M : $A - M$ (Now $A \leftarrow 2A + 2M - M$
 $A \leftarrow 2A + M$)

i.e finally we perform

~~$2A + M$~~

Algorithm for non-restoring division

Step-1: DO the following n times:

1. If the sign of A is 0, shift A and Q left one bit position and subtract M from A; otherwise shift A and Q left and add M to A.

2. Now, if the sign of A is 0, set q_0 to 1; otherwise set q_0 to 0.

Step-2: If the sign of A is 1, add M to A.

Example: Divide $8 \div 3$ by using non-restoring division algorithm.

Operation

Initially

left shift

Sub M

$A + (-M)$

$$\begin{array}{r} A \\ \hline 00000 \\ 00001 \\ + 11101 \\ \hline 11110 \end{array}$$

$$\begin{array}{r} Q \\ \hline 1000 \\ 000\boxed{\square} \\ 000\boxed{0} \end{array}$$

$$\begin{array}{l} M \rightarrow 3 \rightarrow 0011 \\ -M \rightarrow -3 \rightarrow 11101 \\ A \rightarrow 8 \rightarrow 1000 \end{array}$$

cycle 1

left shift

11100

$000\boxed{\square}$

Add M

$+ 0011$

$000\boxed{0}$

sign bit of A = 1
then we perform
 $2A + M$
left shift then
and add M

cycle 2

left shift

11110

$000\boxed{\square}$

Add M

$+ 0011$

$000\boxed{1}$

sign bit of
 $A = 1$ then
we perform
left shift
then add M.

cycle 3

left shift

00010

$001\boxed{\square}$

Sub M

$+ 11101$

$001\boxed{0}$

sign bit of A
 $= 0$ then
we perform
left shift
then sub M.

cycle 4

Now cycle 4 is the end of cycle.

Now perform step-2. if sign bit of A is 1 then add M to

$A : 11111$

$+ 0011$

$\text{Quotient: } Q : 0010 = 2$

$\begin{array}{r} 11111 \\ + 0011 \\ \hline 00010 \end{array} \rightarrow \text{Remainder} = 00010 = 2$

Assignment 1

$$\textcircled{1} \quad 10 \div 4 \quad \text{using restoring.}$$

$Q = 10 = 1010$, $M = \cancel{0}y = 0000$, $-M = 11100$

<u>Operation</u>	<u>A</u>	<u>Q</u>
Initialize	00000	1010

left Shift	00001	010	□
Sub M	+ 11100		
	11101	010	□
Set Q and Add M	+ 0100		
	00001	010	○

Left Shift	00010	100□	C2
sub M	+ 11100	100□	
Set Q0 and Add M	+ 0100	100○	

Left Shift	00101	000	□	}
Sub M	+ 11100	00001	000 □	
Set Q0	00001	000	1	

Left Shift \rightarrow 000100
 sub M + 11100
 Set Q₀ an 001□
 Add M + 0100
 000100 0010
 A to left most 0010
 Quotient = 2

② $10 \div 4$ using non-restoring

$$Q = 1010, M = 0100 \rightarrow M = 11100$$

Operation A Q
Initialize 00000 1010

$$\begin{array}{r} \text{Left Shift} & 00001000 \\ \text{Sub } M(A+(-m)) & + 11100 \\ \hline & 11100 \end{array} \quad \begin{array}{r} 0100 \\ 0100 \\ \hline 0100 \end{array} \quad \boxed{0} \quad \text{cycles}$$

~~Left Shift~~ $\begin{array}{r} \Phi \\ 11010 \\ +00100 \\ \hline 11110 \end{array}$ 100 cycle 2
Add M 100

$$\begin{array}{r}
 \text{leftshift} \\
 + \text{Add M} \\
 \hline
 11101 \\
 + 0100 \\
 \hline
 \text{X} \quad 00001
 \end{array}
 \qquad
 \begin{array}{r}
 000 \boxed{1} \\
 000 \boxed{1}
 \end{array}
 \qquad
 \text{cycles}$$

$$\begin{array}{r} \text{left shift} \\ \text{Sub M } (\text{At } (-\lambda)) \end{array} \quad \begin{array}{r} 00010 \\ +11100 \\ \hline 11110 \end{array} \quad \begin{array}{r} 001 \\ 001 \end{array} \quad \boxed{0} \quad \} \text{ cycle}$$

$$\begin{array}{r} \text{A} = 11110 \\ + M = 0100 \\ \hline \text{X} 00010 \end{array}$$

$$A = \begin{pmatrix} 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 1 \end{pmatrix}$$

$$g = 0.010 \\ = 2$$

www.english-test.net

$$\frac{4110]{2}}{8}$$

Floating Point Numbers And Operation :-

IEEE standard for floating point numbers :-

General form and size of floating point numbers in decimal system is

$$\pm x_1 \cdot x_2 x_3 x_4 x_5 x_6 x_7 \times 10^{\gamma_1 \gamma_2}$$

↑ multiply

where x_i and γ_i are decimal digits.

→ Basic components of IEEE floating point no. are

(i) Sign (S)

(ii) Exponent (E)


(iii) Mantissa (M)

→ floating point no.

single precision
(word length = 32 bits)

Double precision
(word length = 64 bits)

single precision IEEE floating point number :-



Sign of number
0 → +
1 → -

8-bit signed exponent in excess - 127 representation

23-bit mantissa fraction

$$\text{Value represented} = \pm 1 \cdot M \times 2^{E' - 127}$$

$$E' = E + 127 \quad (\text{in Excess - 127})$$

$$-127 \leq E \leq 128$$

E' is in the range $0 \leq E' \leq 255$.

→ 0 and 255 are used to represent special values.

→ Therefore, the range of E' for normal values is $1 \leq E' \leq 254$. Actual exponent E is in the range $-126 \leq E \leq 127$.

→ The scale factor range $2^{-126} \text{ to } 2^{127}$.

$$\rightarrow \text{Example} + \quad N = \pm 1.M \times 2^{E'-127}$$

①	<table border="1"> <tr> <td>0</td><td>00101000</td><td>001010...</td></tr> <tr> <td>S</td><td>E'</td><td>M</td></tr> </table>	0	00101000	001010...	S	E'	M
0	00101000	001010...					
S	E'	M					

Value represented = $+1.001010... \times 2^{-87}$

$$E' = 00101000$$

$$= 32 + 8 = 40$$

$E = E' - 127$
$= 40 - 127$
$= -87$

②

0	11011000	010101...
S	E'	M

$$N = +1.010101... \times 2^{+89}$$

$$E' = 11011000$$

$$= 128 + 64 + 16 + 8 \\ = 216$$

$$E = E' - 127 \\ = 216 - 127 \\ = 89$$

③

1	11111110	01000...
---	----------	----------

$$N = -1.01000... \times 2$$

$$E' = 11111110$$

$$= 128 + 64 + 32 + 16 + 8 + 4 + 2$$

* MSB of the mantissa is always equal to 1. This bit is not explicitly represented; it is assumed to be to the immediate left ~~of~~ of the binary point.

* Hence, 23 bits stored in the M field actually represent the fractional part of the mantissa i.e. the bits to the right of the binary point.

$$\begin{array}{r}
 312 \\
 -256 \\
 \hline
 56 \\
 -32 \\
 \hline
 24 \\
 -16 \\
 \hline
 8
 \end{array}$$

$$N = 312$$

$$= \frac{100111000}{256 \quad 32 \quad 16 \quad 8 \quad 4 \quad 2 \quad 1}$$

$$= 1.00111000 \times 2^8$$

~~0|00001000~~

0	10000111	00111000
S	E'	M

S=0, E'=10000111
M=00111000

$$E = E' + 127$$

$$\Rightarrow E = E + 127$$

$$= 8 + 127$$

$$= 135$$

Normalization of floating point :-

Ex-1:

Suppose a no. is $0.0010110\ldots \times 2^9$ which is a unnormalized no. because before the binary point 1 must present (i.e. $1.\underline{\underline{\ldots}}$).

→ The corresponding normalized value is

$$0.0010110\ldots \times 2^9 \text{ (unnormalized)}$$

↓

$$1.0110\ldots \times 2^6 \text{ (normalized)}$$

Now the memory representation of this no. is

$$E=6, E'=E+127=6+127=133$$

$$128+5=133$$

0	10000101	0110...
S	E'	M

Ex-2 :


A no: $101.01101\ldots \times 2^7$ (unnormalized)

$$1.0101101\ldots \times 2^9$$

$$E=9, E'=E+127=9+127=138$$

0	10001000	0101101...
---	----------	------------

Double Precision :-



$$\boxed{\text{Value} = \pm 1.M \times 2^{E' - 1023}}$$

$$0 \leq E' \leq 2047$$

- However 0 & 2047 are used to indicate special values.
- for normal values $1 \leq E' \leq 2046$
- The actual exponent E is in the range $-1022 \leq E \leq 1023$, providing scale factor of 2^{-1022} to 2^{1023} .

Overflow and Underflow :-

- In single precision the scale factor is 2^{-126} to 2^{+127} .



- If a number (its normalized representation requires an exponent less than -126) then we can say that underflow has occurred.
- If a number whose normalized representation requires an exponent greater than $+127$ then we can say that overflow has occurred.
- Both underflow and overflow are considered as arithmetic exceptions.

Special values! -

- * The end values 0 and 255 of the excess-127 exponent E' are used to represent special values.
- * When E'=0 and the mantissa fraction M is zero, the value exact 0 is represented.
- * When E'=255 and M=0, the value ∞ is represented. ($\infty = \frac{\text{normal no.}}{0}$)
- * Due to sign bit, ± 0 , $\pm \infty$ are there.
- * When E'=0 and M \neq 0, denormal numbers are presented.
- * When E'=255, M \neq 0, the value represents a Not a Number (NaN).

→ A NaN is the result of performing an invalid operation such as $0/0$ or $\sqrt{-1}$

E'	M	Description
0	0	0
255	0	∞
0	$\neq 0$	Denormal no.
255	$\neq 0$	NaN

$E' = 0 \rightarrow 00000000 \rightarrow \text{All zeros}$

$E' = 255 \rightarrow 11111111 \rightarrow \text{All ones}$

$$V = \pm 1 \cdot M \times 2^{\frac{-127}{E'}}$$

under
to remove underflow.
 $V = \pm 0 \cdot M \times 2^{\frac{-126}{E'}}$
comes

But it is a in range
denormal number.

Exceptions :-

- A processor must set exception flags if any one of the following occur in performing operations: Underflow
overflow
divide by zero
inexact
invalid.
- Underflow: (Discussed)
- Overflow: (Discussed)
- divide by zero: (Discussed)
- Inexact:— Inexact is the name for a result that requires rounding in order to be represented in one of the normal formats.
- An Invalid exception occurs if operations such as $0/0$ or $\sqrt{-1}$ are attempted.
- When exceptions occur, the results are set to special values.

Arithmetic operation on floating point number

- ① Add/Subtract rule:—
 - (1) choose the no. with the smallest exponent and shift its mantissa right a no. of steps equal to the difference in ~~exponent~~ exponent.
 - (2) Set the exponent of the result equal to the larger exponent.
 - (3) Perform Add/Subtraction on the mantissas and determine the sign of the result.
 - (4) Normalize the result value, if necessary.

Multiply Rule:-

- ① Add the exponents and subtract 127.
- ② Multiply the mantissas and determine the sign of the result.
- ③ Normalize the resulting value, if necessary.

Divide rule:-

- ① Subtract the exponents and add 127.
- ② Divide the mantissas and determine the sign of result.
- ③ Normalize the resulting value, if necessary.