

$$1 + 1 = 2$$

Fetch Write

(iv) AND R1 R2

1 - Fetch

N Increment A

$$1 + 1 + 1 = 3$$

MR / MW

ii. Base Register Addressing mode

Numerically

i. How many memory references are required to execute the following instructions?

(i) ADD (R1) R2

where R2 is the destination.

Register indirect to fetch the data from memory

$$1 + 1 = 2$$

(ii) SUB #600, R5 , R6 is

Destination

Memory References = 1

Q. Write the number of memory references required for executing the following instruction.

(i) ADD R1, (R2) +

A zero increment write

$$1 + 1 + 1 = 3$$

f Fetch operand

(i) SUB #10, R₂

Memory References = 1

(ii) MOV R₁, 20(R₃, R₄)

$$M \cdot R = 1 + 1 = 2$$

(iv) AND R₁, R₂

$$M \cdot R = 1$$

(v) Increment A → A ← [A] + 1

$$= 1 + 1 + 1 = 3$$

Q3 Registers R₁ and R₂ of a computer contain the decimal values 100 and 200. What are the effective address of memory operand in each of the following instruction?

(i) LOAD 20(R₂), R₁ | Given

$$R_1 = 100$$

$$\begin{aligned} EA &= [R_2] + 20 = 200 + 20 \\ &= 220 \end{aligned}$$

(ii) MOVE 300, R₅

$$EA = 300$$

(iii) ADD (R₁), R₂, [R₁] = 100

$$EA = 100$$

(iv) MUL (R₁) +, R₅ (Not correct)

$$EA = [R_1] = 100, R_1 = [R_1] + 1 = 101$$

If it will be byte addressability

then it may be

$$100+2 = 102 \text{ for } 16 \text{ bit Length}$$

$$100+4 = 104 \text{ for } 32 \text{ bit}$$

If nothing given, default value length is 1.

Numerical:

- (Q) A machine has a 32-bit architecture with 1-word long instructions. It has 60 registers, each of which is 32 bits long. It needs to support 45 instructions, which have an immediate operand in addition to two register operands.

Assuming that the immediate operand is an unsigned integer, what is the maximum value of the immediate operand?

Note: To represent n combinations in binary, to find the no of bits required, we can find the $\log_2 n$.

A/8 Opcode imm, operand Reg1 Reg2
 6 14 6 6

$$\text{immediate operand} = 32 - (6 + 6 + 6) = 14$$

Unsigned = +ve numbers

45 instruction, so opcode = 6 bits.
($2^6 = 64$)

$2^5 = 32 < 45$ (so 5 is not considered)


so Register = $2^6 = 64$.
so Length = 6

Magnitude of Maximum Value will be 14

$2^{14} - 1 = 16383$. all bits will be used to represent a value, as no sign bit is required and numbering starts from 0. so the max value will be $\text{max} - 1$.

Ques-2 A general purpose register organization Computer has a 16 bit instruction consisting of opcode, source register and a destination register. It supports 7 no of arithmetic operations and 6 no of logical operations. Find the total number of maximum registers present in the system.

Ans.



Sr, Source register

Rd, Destination Register

so each instruction
Length = 5 bytes (4018)

\therefore Amount of memory required
= no of Instr'ns \times size of each instr'n
= $100 \times 5B = 500$ Bytes

Q4. What is a two word instruction
is stored in a location A. The
Operand part of instruction holds B.
If the addressing mode is
relative, the operand is available
in which location.

Ans) Relative Mode.

$$EA = \text{updated value of PC} + \text{offset} \\ = A + 2 + B$$

A	opcode
A+1	Addr. B
A+2	Next. Inst - PC

Updated Value of PC = Address of
the next instruction i.e. the
address of the instruction following
the branch instruction.

Q5 A relative mode branch type
instruction is stored in memory
at an address 750. The branch
is made to an address 500.
What would be the value of the
relative address field of
the instruction?

Ans:

Relative Mode

$EA = \text{Updated value of PC} + 50 + \text{offset}$

$$500 = 752 + \text{offset}$$

$$\text{offset} = 500 - 752$$

$$= -252$$

Address_{pp} field value = -252.

~~Q8(b)~~ An instruction is stored at location 200, with its address_{pp} field having the value 10. A processor register R10 containing the value 210 which is also used as an Index register. Evaluate the effective addr. of the operand if the addressing mode of the instruction is

(i) Direct

(ii) Register direct

(iii) Register Indirect

(iv) Indexed

Aks (i) Direct Addressing Mode.

$EA = \text{Value of address_{pp} field} + 200 + \text{offset}$

$$= 10 + 200$$

(ii) Register Direct Addressing Mode.

$EA = R_i = \text{Name of the reg}$
 $= R_{10}$

(iii) Register Indirect Mode

$EA = [R_i] = [R_{10}] = 210$

(iv) Index Addressing Mode

$EA = [\text{Index Reg}] + \text{offset} (\text{value of the address field})$

$$= 210 + 10 = 220$$

~~Q7~~ A two-word instruction is stored in memory at an address designated by the symbol P. The address field of the instruction (stored at $P+1$) is designated by the symbol Q. The operand used during the execution is stored at an address symbolized by EA. An index register containing the value X states how EA is calculated from the other address if the addressing mode of the instruction is direct, indirect, relative and indexed.

All Addressing Modes

Addressing Mode:

$$EA = \text{Value of the address field} + [P] + \text{Offset} = Q$$

P: opcode

P+1: Address = Q

P+2:

(i) Indirect Mode:

$$EA = [\text{Value of the address field}] + [Q]$$

Index

Pg = X

(ii) Relative Addressing Mode:

$$EA = \text{Updated}[PC] + \text{offset} (\text{Value of the address field}) = P + 2 + Q$$

(iv) Index Addressing Mode:

$$EA = [\text{Index Reg}] + \text{offset} (\text{Value of addr. field})$$

$$= X + Q$$

~~Q8~~ A two word instruction LOAD is stored at location 1000 with its address field at location 1001. The address field has the value 2000 and the value stored at 9000 is 5000 and at 5000 is 6500. The words stored at 9200, 3002 and 3500 are 350D, 4000 respectively. An Index register has value 200. Evaluate the effective address and operand if addressing mode of the instruction is ~~reg~~ follows.

- Indirect*
- Memory Addressing Mode.
 - Relative Addressing Mode.
 - Index Addressing Mode.

Ans(i) Memory Indirect Addressing Mode.

1000	LOAD
1001	addr = 2000
1002	Updated value of PC
[2000] = 5000	2000 5000

Operand = [5000] = 6500

(ii) Relative addressing Mode.

$$EA = \text{Updated } [PC] + \text{offset} (\text{value of the address field})$$

$$= 1002 + 2000 = 3002$$

$$\text{Operand} = [3002] = 4000$$

(iii) Index Addressing mode.

$$EA = [\text{Index Reg}] + \text{offset} (\text{value of the addr. field})$$

$$= 200 + 2000 = 2200$$

$$\text{Operand} = [2200] = 3500$$

Ques An instruction is kept in memory at an address 300 and the memory address 301 receives the address field of the instruction which is shown below. The opcode is used to add the content of accumulator with an operand. The content of accumulator is 100 and the content Register R5 is 400. Find out the content of accumulator and effective address of operand if the addressing mode is

All

(i) Immediate

EA = Null as operand is part of the instrn.

[Acc] = [Acc] + Imm operand

(Value of the addr. field)

$$= 100 + 500 = 600$$

300 ADD

301 addrs=500

401 456

(ii) Direct

EA = Value of Address field

$$= 500$$

500 600

600 800

Acc = [Acc] + mem[500]

$$= 100 + 600 = 700$$

Acc = 100

$\boxed{R5 = 400}$

(iii) Regsten direct

$$\begin{aligned} EA &= Re = \text{Name of the register} = R_5 \\ [Acc] &= [Acc] + [R_5] \\ &= 1\text{no} + 4\text{no} = 5\text{no} \end{aligned}$$

(iv) Enderest, memory

$$\begin{aligned}
 EA &= [\text{Value of the address field}] \\
 &= \text{mem}[500] = 600 \\
 [Acc] &= [Acc] + \text{mem}[EA] \\
 &= 100 + 800 = 900
 \end{aligned}$$

(V) Register Indirect:

$$EA = [R_1] = [R_5] = 400$$

$$Acc = [Acc] + mem[EA]$$

$$= 100 + mem[400]$$

$$= 100 + 700 = 800$$

1) consider the following instruction sequence where registers R₁, R₂ and R₃ are general purpose registers and Memory [X] denotes the content of the memory location X

Instruction	operation	Instruction Size
MOV R ₁ , (5000)	R ₁ \leftarrow M[5000]	4
MOV R ₂ , (R ₃)	R ₂ \leftarrow M[R ₃]	4
ADD R ₂ , R ₁	R ₂ \leftarrow R ₁ + R ₂	2
MOV (R ₃), R ₂	M[R ₃] \leftarrow R ₂	4
INC R ₃	R ₃ \leftarrow R ₃ + 1	2
DEC R ₁	R ₁ \leftarrow R ₁ - 1	2
BNZ 1004	Branch if not zero to the given absolute address	2
HALT	stop	1

Assume that the content of the memory location 5000 is 10 and the content of the register R₃ is 3000. The content of each of the memory locations from 3000 to 3090 is 50. The instruction sequence starts from the memory location 1000. All the numerals are in decimal format. Assume that the memory is byte addressable.

After the execution of the program, the content of memory location 3090 is

Aus: $[3000 + R_3]$

$$3000 - 50$$

:

:

:

$$3010 \quad 50$$

$$5000 - 10$$

$$R_1 = 10, R_2 = 50$$

$$R_3 = 50 \rightarrow R_2 = 50$$

$$R_2 + R_1 = 50 + 10 = 60 = R_2$$

$$3000 = 60$$

$$3001 = 59 \quad 3006 = 54$$

$$3002 = 58 \quad 3007 = 53$$

$$3003 = 57 \quad 3008 = 52$$

$$3004 = 56 \quad 3009 = 51$$

$$3005 = 55 \quad 3010 = 50$$

11. If $PC = 2004$, after executing the instruction pointed by PC , what will be the updated value of PC ? (Initial value $R_1 = 10, R_2 = 100$)

Aus Result of addition of R_1 and R_2 is $110 \neq 0$

BNZ is a conditional branch instruction; it will jump to the instruction specified in its label field, if the result of the previous instruction is NOT equal to zero.

$$PC = [PC] + 4 = 2004 + 4 = 2008.$$

By the time the instruction at 2004 is executed, the PC will be incremented to point to the next instruction in sequence.

$$\text{Hence } PC = 2008 + 1000 \\ = 3008$$

From ADDR, P
2004 BNZ 2000
2008 next inst

12. If $PC = 2004$, after executing the instruction pointed by PC, what will be the updated value of PC?
(Initial value of $R_1 = 10, R_2 = 100$)

Memory Instruction

Location	Op Code	Address
2000	ADD	R_1, R_2
2004	BZ	1000
2008		Next Instruction

Ans.: Result of addition R_1 and R_2 is
 $110 \neq 0$

BZ is a conditional branch instruction, it will jump to the instruction specified in its label field, if the result of the previous instruction is equal to zero.

By the time the instruction at 2004 is executed, the PC will be incremented to point to the next instruction in sequence. Hence $PC = 2008$, as the branch instruction is not true.

13. If $PC = 2004$, after executing the instruction pointed by PC , what will be the updated value of PC ? (initial value of $R_1 = 10$, $R_2 = -100$)

Memory

Location

2000

2004

2008

Instruction

$ADD R_1, R_2$

Branch > 0 1000

Next instruction.

~~Ans~~ $R_1 + R_2 = -90$, not greater than 0

Branch > 0 is a conditional branch instruction, it will jump to the instruction specified in its label field, if the result of the previous instruction is greater than zero.

Here condition is not satisfied.

By the time the instruction 2004 is executed the PC will be incremented to point to the next instruction in sequence i.e. 2008.

Hence $PC = 2008$ as the branch condition is not true.

Q4. If PC = 2048 and at 2048 memory location "JUMP 1000" instruction is there, After executing this instruction, what will be the value of PC?

<u>All</u> Memory location	Instruction
2048	JUMP 1000
2052	Next instruction

JUMP is same as JMP
= go to L1


All Jump is an unconditional branch instruction, irrespective of the result of the previous instruction, it will jump to the instruction specified in the label field.
(No condition checking)

By the time instruction at 2048 is executed, the PC will be incremented to point to the next instruction in sequence i.e. 2052

$$\text{Hence } PC = 2052 + 1000 \\ \Rightarrow 3052$$

15. An instruction is kept in memory at an address 401 occupying the address field of the instruction which is shown below. The opcode is used to add the content of accumulator with an operand. The content of accumulator is 100 and the content of register R600 is 500. What will be the effective address of the operand and the content of accumulator after the execution of the instruction, if the addressing mode is (i) Indirect (ii) Register Indirect

Ans



(i) Indirect Addressing Mode:

$$\begin{aligned} EA &= \text{[Value of the address field]} \\ &= [600] = 700 \end{aligned}$$

(ii) Register Indirect Addressing Mode.

$$\begin{aligned} \text{operand} &= \text{mem}[EA] = \text{mem}[700] \\ &= 900 \end{aligned}$$

$$\text{Hence } [\text{Acc}] = 900 + 100 = 1000$$

(ii) Register Indirect:

$$EA = [Reg_i] = [R600] = 500$$

$$\text{operand} = \text{mem}[EA] = \text{mem}[500] = 800$$

$$\text{Hence } 800 + 100 = 900$$

Q16 Consider the code given below. What will be the offset for the instruction BGTZ to branch to the location labeled Loop? All the instructions are 4 bytes in length.

		BGTZ - Branch on greater than 0.
1000	MOV #10, R1	
1004	MOV #LOCA, R2	
1008	CLEAR R3	
1012 Loop :	ADD (R2)+, R3	
1016	DER R1	
1020	BGTZ ?	
1024		

$$\text{TARGET} = \text{UPDATED [PC]} + \text{offset}$$

$$1012 = 1024 + \text{offset}$$

$$\text{offset} = 1012 - 1024 = -12$$

Target address = (PC + offset) = (1024 - 12) = 1012

Target address = (R1) + (R2) = (10) + (10) = 20

Target address = (R1) + (R2) = (10) + (10) = 20

(17) Consider the below given memory map.

Address & content -

20 → 40

30 → 50

40 → 60

50 → 70

60 → 80

which of the following instruction will load 60 in the accumulator?

(a) LOAD # 40

(b) LOAD 60

(c) LOAD (20) ✓

(d) LOAD (40)

(18) The contents of memory locations 5000, 5100 and 6000 are 1000, 40 & 90 respectively before the following program is executed. [Here the 2nd operand is the destination]

MOV # 5000, R1

MOV 100(R1), R2

ADD R2, 6000

ADD (R1)T, R2

MOV R2, (5000)

M. Ref-
1
2
3
2
3

What will be the contents of memory locations 1000, 5000, 6000 and registers

R_1 and R_2 after the Program is executed? Find the numbers of memory references required for each of the instructions in the above program.

Ans Given $V[5000] = 1000$
 $\text{mem}[5100] = 40$
 $\text{mem}[6000] = 90$

~~MOV #5000, R1~~
~~MOV V #5000, R1~~
~~MOV 100(R1), R2~~
~~ADD R2, 6000~~
~~ADD (R1)+, R2~~

Ref. operations
 $R_1 \leftarrow 5000$ ✓
 $R_2 \leftarrow \text{mem}[100+5000]$, $R_2 = 40$
 $40 + 90 = 130 \rightarrow 6000 \vee$
 $R_2 \leftarrow \text{mem}[R_1] + [R_2]$
 $R_2 \leftarrow 1000 + 40 = 1040$
 $R_1 \leftarrow 5001$ ✓

$\text{MOV R}_2, (5000)$ ✓
 $(5000) \rightarrow 1000$

$$R_2 = 1040 \nearrow$$

hence mem
 $\text{mem}[1000] \leftarrow 1040$

$$R_1 = 5001 + 1000 = 1040$$

$$R_2 = 1040$$

(19) Write the assembly language code for the following Pseudo code using the addressing mode known to you / applicable for the given situation. Here P is a pointer to an integer.

$$P = 1000;$$

~~$$*P = 10$$~~

$$P++;$$

$$d = *P + 20$$

Ans

MOVE #1000, R0

MOVE R0, P

MOVE #10, R1

MOVE R1, (P)

INC P

MOVE #20, R2

ADD (P), R2

MOVE R2, D

here bracket is used because P is a pointer.

20 Match each of the high level language statements given on the left hand side with the most natural addressing mode from those listed on the right hand side.

1. $A[I] = B[J];$

(a) Indirect addressing

2. While $[*A++];$

(b) Indexed Addressing

3. int temp = *X;

(c) Autoincrement

Match columns

(A)

B

Indirect

→ Relocatable code

Index

→ Stacking array as a parameter.

Base Register

→ Array

Auto increment → While * (A++)

21. Write the equivalent instructions for zero Address organization & one address organization of the following instructions:

$R_1 = P \quad \text{MOV } P, R_1$

$P-Q \rightarrow R_1 \quad \text{SUB } Q, R_1$

$P-Q=R_1 \quad \text{DIV } R_1, R_1$

$(P-Q)*S \quad \text{MUL } S, R_1$

$(P-Q)/S \quad \text{MOV } R_1, X$

(A) is for

General Purpose

organisation &

2 addr. Instruction

$R_1 \leftarrow P, R_1 \leftarrow P-Q$

$X \leftarrow R_1 \leftarrow (P-Q)/R \neq S$

All Zero address Organisation:

$\text{PUSH } P$

$\text{PUSH } Q$

SUB

$\text{PUSH } R$

DIV

$\text{PUSH } S$

MUL

$\text{POP } X$

one Address & organization.

LOAD P

$Ac \leftarrow m[P]$

SUB Q

$$[Ac] - Q \rightarrow [Acc] = P - Q$$

DIV R

$$\frac{P - Q}{R} \rightarrow Acc$$

MUL S

$$(P - Q) S$$

STORE X

$$X = \frac{(P - Q)}{R} S$$

• Inverse of a subtraction is addition

• Inverse of multiplication is division

• Inverse of division is multiplication

• Inverse of multiplication is division

• Inverse of division is multiplication

• Inverse of addition is subtraction

• Inverse of subtraction is addition

• Inverse of multiplication is division

• Inverse of division is multiplication

• Inverse of addition is subtraction

• Inverse of subtraction is addition

• Inverse of multiplication is division

• Inverse of division is multiplication

• Inverse of addition is subtraction

• Inverse of subtraction is addition

• Inverse of multiplication is division

• Inverse of division is multiplication

• Inverse of addition is subtraction

• Inverse of subtraction is addition

• Inverse of multiplication is division

• Inverse of division is multiplication

• Inverse of addition is subtraction

• Inverse of subtraction is addition

• Inverse of multiplication is division

• Inverse of division is multiplication

• Inverse of addition is subtraction

• Inverse of subtraction is addition

Basic operational concept.

Example:

① ADD R₁, R₂

steps:

1. [PC] → MAR
2. Generate the 'Read' signal.
3. Wait for the MFC (Memory function to complete)
4. [PC] +
[MDR] → IR
5. Decode the instruction.
6. Execute the instruction.
ALU will perform the addition on the contents of R₁ and R₂ and Result of addition will be stored into R₂.

② ADD A, R₁

$$m[A] + [R_1] \rightarrow R_1$$

steps:

1. [PC] → MAR
2. Generate the 'Read signal'
3. Wait for the MFC (memory function to complete)
4. [MDR] → IR
5. Decode the instruction
6. Fetch the operand stored

at memory Location A

1. Addressing part of IR
2. Generate the $R \rightarrow MAR$.
3. Fetch Read signal.
4. Wait for the MFC (memory function) to complete.
5. $[MDR] \rightarrow I\bar{R}$ Input of ALU

6. Execute the instruction.
 ALU will perform the addition on the contents of memory location A & R1 and result of addition will be stored into R1.

$ADD\ A, R_1 \rightarrow m[A]$ Memory referenced.

Example-3-

(3) $ADD\ R_1, A \rightarrow m[A] \leftarrow m[A] + m[R_1]$

Steps:

1. $[PC] \rightarrow MAR$
2. Generate the Read signal.
3. Wait for the MFC (memory function) to complete $[PC]++$
4. $[MDR] \rightarrow I\bar{R}$
5. Decode the instruction
6. Fetch the operand stored at memory

Location A

- i. Address part of IR \rightarrow MAR
- ii. generate the Read signal
- iii. wait for the MFC (Memory function to complete)
- iv) [MDR] - output of ALU

7. Execute the Instruction

ALU will perform the addition on the contents of memory Location A and R₁

8. Store the result into the memory Location A

- i. Address part of IR \rightarrow MAR
2. MDR \leftarrow Result from ALU
3. generate the Write signal
4. wait for the MFC (Memory function to complete)

Memory References

$$1+1+1 = 3$$

O.F. \downarrow M.R \uparrow M.W.

- To fetch the Instruction.
- To fetch the operand from memory location A.
- To store the result into memory Location A.

Q. Q) ADD R1, R2.

How many memory references required.

Answer - 1

(b) $\text{MOV } R_1 \rightarrow A$ (O.F. M.W)

Answer - 2 (1 + 1)

(c) $\text{MOV } A \rightarrow R_1$ (O.F. M.R.)

Numerical:

1. A processor is connected to 4×32 bit memory module. A program is kept in 10th address of the memory and the maximum length of each instruction of the program is of 32 bits. Then find out size of MAR, MDR, IR and also the content of PC?

Ans →

[PC] = PC

MAR = 32 bits

MDR = 32 bits,

IR = 32 bits

$\xleftarrow{32} \xrightarrow{32}$


100 Instruction

$$2^2 \times 2^{30} = 2^{32}$$

2. A processor has 48-bit instructions composed of two fields: The first two bytes contain the opcode and the remainder a memory operand. How many bits are

are needed for the program counter and the instruction Register?

Ans.



$$IR = 48 \text{ bits}, \quad [PC] = 32 \text{ bits}.$$

(CPU Organization)

1. Single Accumulator Organization (One address & instruction)

Two & Three address instruction

2. General Registers Organization.

Two & Three address instruction

3. Stack Organization

Zero address instruction

4. Three address instruction.

General Format

opcode Destination, SRC1, SRC2
May be opcode SRC1, SRC2, Destination

Note → The order of operands

Very from architecture to architecture

Numerical - 1

Given a 8GHz computer taking 7 clock cycles for ALU instructions, 11 clock cycles for branch instructions and 6 clock cycles for data transfer instructions. Then find the total time taken by the computer to execute the program that consists of 10 ALU instructions, 5 branch instructions and 5 data transfer instructions.

Solution:

Total Number of Instructions
 $N = 10 + 5 + 5 = 20$

$$\text{Total cycles} = 7 \times 10 + 11 \times 5 + 6 \times 5 \\ = 70 + 55 + 30 = 155$$

$$S = \text{CPI} = 155/20$$

$$R = 8 \text{ GHz}$$

$$\text{So } T = \frac{N \cdot S}{R} = \frac{(155/20) \times 20}{(8 \times 10^9)} \text{ sec} \\ = 19.375 \text{ nsec.}$$

Numerical-2

Suppose a Program (or a Program task) takes 1 billion instructions to execute on a processor running at 2 GHz. Suppose also that 50% of the instructions execute in 3 clock cycles, 30% execute in 4 clock cycles and 20% executes in 5 clock cycles. What is the execution time for the program or task?

Ans

Total number of Instruction

$$N = 10^9$$

Value Frequency Product.

$$3 \quad 50\% = 0.5 \quad 1.5$$

$$4 \quad 30\% = 0.3 \quad 1.2$$

$$5 \quad 20\% = 0.2 \quad 1.0$$

$$S = CPI = 1.5 + 1.2 + 1 = 3.7$$

$$R = 2 \text{ GHz}$$

$$T = \frac{S \times N}{R} = \frac{3.7 \times 10^9}{2 \times 10^9} \text{ sec}$$

$$= 1.8 \text{ sec.}$$

3. A program is running on an 8 MHz Processor. Assume that 50% instructions perform an ALU operation, 30% instructions perform memory operations and 20% instructions perform Branching. Further assume that instructions performing an ALU take 4 clock cycles, instructions performing memory operation take 9 clock cycles and instructions performing Branching take 7 clock cycles. What is the total time taken by the Program?

Solution -

Total number of instructions
 $N = 100$

Value Frequency Product

4	50% = 0.5	2.0
9	30% = 0.3	2.7
7	20% = 0.2	1.4

$$S = CPI = 6.1, R = 8 \text{ MHz}$$

$$\text{SoT} = \frac{N \times S}{R} = \frac{100 \times 6.1}{8 \times 10^6} \text{ sec}$$

$$= 76.25 \text{ sec.}$$