

17/07/2018

## Electronics and digital System

Digital circuits are also called logic circuit because it obeys certain set of code programs. It is used to in computation and data processing, control system, communication.

### Advantages of digital electronics -


- 1) easier to design
- 2) information storage (is higher)
- 3) accuracy and precision are greater
- 4) more versatile (operations are controlled by a set of code instruction called Program)
- 5) digital circuits are less effected by noise.
- 6) More digital circuit can be fabricated in a single IC.
- 7) reliability is more.

### disadvantage -

- 1) The real world is analog.

The digital system roughly divided into 3 stages -

- 1) System design
- 2) logic design
- 3) Circuit design



In digital circuits voltage level generally changes from high to low state so pulse are very important in it.

## elements of digital logic -

using flip-flops more complex logic circuits like, counter, encoders, decoders, multiplexers, demultiplexers can be constructed.

## functions of digital logic -

- 1) Arithmetic operations
- 2) encoding
- 3) decoding
- 4) storage
- 5) counting

## levels of integration -

- 1) small scale integration (SSI)  
- 12 gates on a chip
- 2) medium scale integration (MSI)  
- 12 to 99 gate
- 3) large scale integration  
- 100 to 9999 gate (microprocessor)
- 4) very large scale integration  
- 10,000 - 99,999 gate
- 5) ultra large scale  
- over 1,00,000

# 123 in 9's co

$$\begin{array}{r} 999 \\ - 123 \\ \hline 876 \end{array} \text{ — 9's co}$$

Scanned with CamScanner

Downloaded by KIIT Archives (kiiarchives2023@gmail.com)

782.54 in 9's compliment

$$\begin{array}{r} 999.99 \\ - 782.54 \\ \hline 217.45 \end{array} \text{ — 9's}$$

$$\begin{array}{r} +1 \\ \hline 217.46 \end{array} \quad \text{10's complement}$$

Sign bits -

$$\begin{cases} 0 & 10011 \rightarrow +51 \\ 1 & 10011 \rightarrow -51 \end{cases}$$

18/07/18

for 0  $\oplus$

for 1  $\ominus$

①

$$367.52_8 \rightarrow$$

$$\begin{array}{r} 367 \\ 8 \mid 45 \\ 8 \mid 5 \end{array}$$

$$367 \cdot 52$$

1	0
2	
3	
4	
5	85
6	
7	
8	
9	

$$\begin{aligned} &(01110111.101010)_2 \\ &(367.52)_8 \end{aligned}$$

$$(4057.06)_8 \rightarrow ( )_{10}$$

$$\begin{aligned} 0.06 \times 8 &= 0.48 \\ 0.48 \times 8 &= 3.84 \end{aligned}$$

$$\begin{array}{r} 4057 \\ 8 \mid 507.1 \\ 8 \mid 63 \\ 8 \mid 7 \\ 8 \mid 0 \end{array}$$

$$(7731.03)_{10}$$

0.6

$$\textcircled{1} \quad (4057.06)_8 \rightarrow ( )_{10}$$

$$= 4 \times 8^3 + 0 \times 8^2 + 5 \times 8^1 + 7 \times 8^0 \cdot 08 \times 8^{-1} + 6 \times 8^{-2}$$

$$= 2095.0937_{10}$$

$$\textcircled{3} \quad (378.93) = (572.7341)$$

$$\begin{array}{r}
 & 10 & 8 \\
 \hline
 8 | 398 & & \\
 8 | 47 & 2 & \uparrow \\
 8 | 5 & 7 & \\
 \hline
 & 5
 \end{array}
 \quad
 \begin{aligned}
 0.93 \times 8 &= 7.44 \\
 0.44 \times 8 &= 3.52 \\
 0.52 \times 8 &= 4.16 \\
 0.16 \times 8 &= 1.25
 \end{aligned}
 \quad
 \downarrow$$

$$0.93 = 0.7341$$

$$\begin{array}{c}
 (572 \cdot 7341) \\
 \hline
 8
 \end{array}
 \quad
 \textcircled{4} - \quad
 \begin{array}{c}
 5497 \\
 \hline
 10
 \end{array}
 = \quad
 \begin{array}{c}
 ( ) \\
 \hline
 8
 \end{array}$$

$$\begin{array}{r}
 2 | 5497 \\
 2 | 2748 & \perp \\
 2 | 1374 & \perp \\
 \hline
 2 | 
 \end{array}$$

$$\begin{array}{r}
 8 | 5497 \\
 8 | 687 & 1 \\
 8 | 45 & 7 \\
 \hline
 8 | 
 \end{array}$$

$$\begin{array}{r}
 2 | 571 \\
 2 | 285 & 1 \\
 2 | 142 & 1 \\
 2 | 71 & 0 \\
 2 | 35 & 1 \\
 2 | 14 & 1 \\
 2 | 8 & 1 \\
 2 | 4 & 0 \\
 2 | 2 & 0 \\
 \hline
 & 1
 \end{array}$$

$$(100111011)_2$$

$$\textcircled{4} - \quad
 \begin{array}{r}
 8 | 5497 \\
 8 | 687 & 1 \\
 8 | 85 & 7 \\
 8 | 10 & 5 \\
 \hline
 8 | 1 & 2
 \end{array}$$

$$(12571)_2 \rightarrow (001\ 010\ 101\ 111\ 001)_2$$

Scanned with CamScanner

Downloaded by KIIT Archives (kitarchives2023@gmail.com)

5) convert  $(\underline{\underline{101111010001}})_2$

$$\begin{aligned}
 &= 1 + 0 \cdot 10 + 0 + 2^4 + 0 + 2^6 + 2^7 + 2^8 + 2^9 + 0 + 2^{10} \\
 &= 2048 + 512 + 256 + 128 + 64 + 16 + 1 \\
 &= (3025)_{10}
 \end{aligned}$$

or

$$\begin{array}{r}
 (\underline{\underline{101111010001}})_2 \\
 \hline
 5 \quad 7 \quad 2 \quad 1
 \end{array}$$

$$\begin{aligned}
 &= 5 \times 8^3 + 7 \times 8^2 + 2 \times 8^1 + 1 \times 8^0 \\
 &= 3025_{10}
 \end{aligned}$$

Hexadecimal =  $2^4$  = replace with 4 digits

1)

$$\begin{array}{r}
 \underline{\underline{00(1011011011)}}_2 \rightarrow (\quad )_{16} \\
 2 \quad 13 \quad 11
 \end{array}$$

$$(2DB)_{16}$$

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
A	B	C	D	E	F										

- 10 — A
- 11 — B
- 12 — C
- 13 — D
- 14 — E
- 15 — F

2)  $\underline{\underline{0(0101111011)}}, \underline{\underline{011111}}_2 = (\quad )_{16}$

in  
h

2 15 11

0 —  
1

el.  $(2FB.FC)_{16}$  ans

2  
3  
4  
5  
6

u.  
e. 3)  $(4BAC)_{16} \rightarrow (\quad )_2$

	(0100 10011 10101 1100) <sub>2</sub>	7	1
f		8	1
-		9	00
1)	4) $5C7_{16} \rightarrow (\quad )_{10}$	10 A	100
2)		11 B	101
3)	$5 \times 16^2 + C \times 16^1 + 7 \times 16^0$	12 C	110
4)		13 D	110
5)	$= 1280 + 192 + 7 = 1479$	14 E	111
		15 F	111
		16	000

5)  $(A059.0EB)_{16} - (x)_{10}$

$$0 \times 16^{-1} + 14 \times 16^{-2} + 11 \times 16^{-3} + 10 \times 16^{-4} + 0 \times 16^{-5} + 5 \times 16^{-6} + 9 \times 16^{-7}$$

$$= (41049.0572)_{10} \quad (41049.0576)_{10} \quad \underline{\text{ans}}$$

6)  $(2598.675)_{10} \rightarrow (\quad x)_{16}$

16	2598
16	162    6
16	10    2

A26

$$\begin{aligned} 0.675 \times 16 &= 10.8 \\ 0.8 \times 16 &= 12.8 \\ 0.8 \times 16 &= 12.8 \\ 0.8 \times 16 &= 12.8 \end{aligned}$$

$(A26.Accc)_{16}$

Scanned with CamScanner

Downloaded by KIT Archives (kitarchives2023@gmail.com)

7)  $(49056)_{10} \rightarrow (\quad )_2$

16	49056
16	3066    0
16	191    10
16	11    15

BFAO  
LectureNotes.in

$$(1011\ 1111\ 1010\ 0000)_2 \text{ ans}$$

8)  $(756.603)_8 \rightarrow (?)_{16}$

$$7 \times 8^2 + 5$$

$$\begin{array}{r} 000111 \quad 101 \quad 110 . \quad 110.000 \quad 011000 \\ \hline 1 \quad 14 \quad 14 . \quad 12 \quad 1 \quad 8 \\ E \quad E \quad C \quad C \\ \hline (1DD.C19)_{16} \end{array}$$

$$(1EE.C18)_{16} \text{ ans}$$

9)  $(B9F.AE)_{16} = (?)_8$

$$\begin{array}{r} 1011 \quad 1000 \quad 1111 . \quad 1010 \quad 11100 \\ \hline (5637.534)_8 \end{array}$$

$$(B9F.AE)_{16} = (5637.534)_8 \text{ ans}$$


This document is available free of charge on  
studocu Scanned with CamScanner

Downloaded by KIT Archives (kitarchives2023@gmail.com)

## Binary Code

19/July/2018

- 1- Numeric → represents numeric information (only 0's and 1's)
- 8421, Ex-3, Gray Code (used in image processing)
- Number code is used to represent the decimal digits are called Binary Code Decimal (BCD) codes.



2- Alphanumeric - a-z, ...

→ used to represent alphanumeric codes ASCII code.

The 8421 BCD code (Natural BCD code) - it is widely used and each decimal point from zero to 9 is coded by 4 bit binary counter, 8421 weight attach do it.

\* Decimal addition using 8421 code

$$1) 25 + 13$$

$$\begin{array}{r} 25 \\ + 13 \\ \hline 38 \end{array} \Rightarrow \begin{array}{r} 0010 \ 0101 \\ 0001 \ 0011 \\ \hline 0011 \ 1000 \end{array}$$

✓ if no carry then sum term is not illegal code, if there is carry sum term is illegal, add 6<sub>10</sub> (0110) if carry and resulting carry is added to next group.

Illegal combination - 1010, 1011, 1100, 1101, 1110, 1111

eg) 1) 679.6

$$+ 536.8$$

$$\hline 1216.4$$

add 6

$$\begin{array}{r} 0110 \ 0111 \ 1001 \ . \ 0110 \\ 0101 \ 0011 \ 0110 \ . \ 1000 \\ \hline 1011 \ 1010 \ 1111 \ . \ 1110 \\ + 0110 \ 0110 \ 0110 \ . \ 0110 \\ \hline 0001 \ 0000 \ 0010 \ . \ 0010 \end{array}$$

Scanned with CamScanner

Downloaded by KIIT Archives (kitarchives2023@gmail.com)

If carry exist then propagate & add,

$$\begin{array}{r} 0001 \ 0000 \ 0101 \ . \ 0100 \\ + 1 \quad + 1 \quad + 1 \quad + 1 \\ \hline 0001 \ 0010 \ 0001 \ 0110 \ . \ 0100 \end{array}$$

1    2    1    6    .    4

This is called BCD addition.

BCD Subtraction

If there is borrow, no correction is needed, if there is borrow then subtraction 6's, from the difference.

do SRIP illegal steps. 11

a)  $\begin{array}{r} 38 \\ - 15 \\ \hline 23 \end{array} \Rightarrow \begin{array}{r} 0011 & 1000 \\ - 0001 & 0101 \\ \hline 0010 & 0011 \end{array}$  ] borrow

b)  $\begin{array}{r} 206.7 \\ - 147.8 \\ \hline 058.9 \end{array} \begin{array}{r} 0010 & 0000 & 0110 & 0111 \\ 0001 & 0100 & 0101 & 1000 \\ \hline 0000 & 1100 & 0000 & 1111 \\ 0100 & 0110 & 0110 & 0110 \\ \hline 01010 & 1000 & .1001 \end{array}$

58.9

again -

$$\begin{array}{r} 0010 & 0000 & 0110 & 0111 \\ 0001 & 0100 & 0111 & 1000 \\ \hline 0000 & .1111 \end{array}$$

$$\begin{array}{r} 0010 & 0000 & 0110 & 0111 \\ 0001 & 0100 & 0111 & 1000 \\ \hline 0000 & 1011 & 1110 & .1111 \\ - 0110 & - 0110 & - 0110 & \end{array}$$

borrow are present on each ...

This document is available free of charge on studocu

Scanned with CamScanner

Downloaded by KIT Archives (kitarchives2023@gmail.com)

BCD subtraction using 9's & 10's complement -

1)  $\begin{array}{r} 305.5 \\ - 168.8 \\ \hline 136.7 \end{array} \Rightarrow \begin{array}{r} 305.5 \\ 831.1 \\ \hline 1136.6 \\ + 1 \\ \hline 136.7 \end{array}$  (9's complement)

2)  $\begin{array}{r} 342.7 \\ - 108.9 \\ \hline 233.8 \end{array} \Rightarrow \begin{array}{r} 342.7 \\ 891.1 \\ \hline 1233.8 \\ 233.8 \end{array}$  (10's complement) ignore the carry

9's complement in BCD -

$$\begin{array}{r} 305.5 \\ + 831.1 \\ \hline 1136.6 \end{array} \Rightarrow \begin{array}{r} 0011 & 0000 & 0101 & 0101 \\ 1000 & 0011 & 0001 & 0001 \\ \hline 1000 & 0011 & 0001 & 0001 \end{array}$$

$$\begin{array}{r}
 0110 0011 0110 . 0110 \\
 + 0110 \\
 \hline
 0001 0011 0110 . 0110 \\
 \hline
 136.7 \quad \text{ans}
 \end{array}
 \quad \left. \begin{array}{l}
 \text{illegal} \\
 1011 \text{ add} \\
 0110 \text{ shift} \\
 \text{it only}
 \end{array} \right\}$$

BCD subtraction using 10's complement -

24/07/18

$$\begin{array}{r}
 342.7 \\
 - 108.9 \\
 \hline
 233.8
 \end{array}$$

$$\begin{array}{r}
 342.7 \\
 + 891.1 \rightarrow (10's complement) \\
 \hline
 1233.8 \quad (\text{ignore carry})
 \end{array}$$

$$\begin{array}{r}
 0011 0100 0010 . 0111 \\
 1000 1001 0001 . 0001 \\
 \hline
 1011 1101 0011 . 1000
 \end{array}$$

$$+ 0110 + 0110$$

$$\begin{array}{r}
 0010 0011 0011 . 1000 \\
 \hline
 233.8
 \end{array}$$

$$\begin{array}{r}
 00001 000110 0011 . 1000 \\
 \swarrow \quad \searrow \quad \text{(propagate carry)} \\
 \hline
 0010 0011 0011 . 1000 \quad (\text{ignore})
 \end{array}$$

Scanned with CamScanner

Downloaded by KIT Archives (kitarchives2023@gmail.com)

### Excess-3 (Ex-3)c (XS-3) Code -

→ It is a non weighted BCD code.

→ Each binary word is the corresponding 8421 code plus 0011 (3)

→ Six invalid state: 0000, 0001, 1101, 1110, 1111

### XS-3 Addition -

$$\begin{array}{r}
 37 \\
 + 28 \\
 \hline
 65
 \end{array}
 \Rightarrow
 \begin{array}{r}
 610 \\
 511 \\
 \hline
 + 33 \\
 \hline
 98
 \end{array}
 \Rightarrow
 \begin{array}{r}
 0110 1010 \\
 0101 1011 \\
 \hline
 1011 00101
 \end{array}
 \quad \text{XS-3 code}$$

$$\begin{array}{r}
 +1 \\
 \hline
 11000101 \\
 - 0011 + 0011 \\
 \hline
 1001 \quad 1000
 \end{array}$$

If no carry from the addition of any four group subs.  
0011 and 1100

with carry then add 0011.

2) 
$$\begin{array}{r}
 247.6 \\
 + 359.4 \\
 \hline
 607.0
 \end{array}
 \quad
 \begin{array}{r}
 5 \ 7 \ 10.9 \\
 6 \ 8 \ 12.7 \\
 \hline
 11.0 \ 111.0110.0000
 \end{array}
 \Rightarrow
 \begin{array}{r}
 0101 \ 0111 \ 1010.1001 \\
 0111 \ 1000 \ 1100.0110 \\
 \hline
 1100 \ 1111 \ 0110.0000
 \end{array}$$

$$\begin{array}{r}
 333.3 \\
 \hline
 91040.3
 \end{array}
 \quad
 \begin{array}{r}
 ① \ +1 \ +1 \\
 110000000111.0000 \\
 110100000111.0000 \\
 \hline
 -0011+0011+0011.0011
 \end{array}$$

$$\begin{array}{r}
 9310.3 \\
 \hline
 100111010011.1101 \\
 100100111010.0011 \\
 \hline
 10 \ 9 \ 3. \ 10.3
 \end{array}$$

### \*S-3 Subtraction -

\* no invalid step will come.

any

3) 
$$\begin{array}{r}
 267 \\
 - 175 \\
 \hline
 092
 \end{array}
 \quad
 \begin{array}{r}
 5 \ 9 \ 10 \\
 - 4 \ 10 \ 8 \\
 \hline
 + 333
 \end{array}
 \Rightarrow
 \begin{array}{r}
 0101 \ 1001 \ 1010 \\
 - 0100 \ 1010 \ 1000 \\
 \hline
 0000 \ 1111 \ 0010
 \end{array}$$

$$\begin{array}{r}
 + 0011-0011+0011 \\
 \hline
 0011 \ 1100 \ 0101
 \end{array}$$

3 12 5

carry 1

This document is available free of charge on

Scanned with CamScanner

Downloaded by KIIT Archives (kitarchives2023@gmail.com)

If illegal if borrow subtract 0011  
no borrow add 0011

4) 
$$\begin{array}{r}
 57.6 \\
 - 27.8 \\
 \hline
 29.8
 \end{array}$$

$$\begin{array}{r}
 33.3 \\
 \hline
 512.11
 \end{array}$$

$$\begin{array}{r}
 18 \ 10.9 \\
 5 \ 10.11 \\
 \hline
 0010
 \end{array}
 - 0101 \ 1010 \ 1011$$

$$\begin{array}{r}
 + 0011-0011-0011 \\
 \hline
 0101 \ 1100 \ 1011
 \end{array}$$

5 12.11

25/07/18

### Binary to Gray conversion -

- If an n-bit binary number is represented by  $B_n, B_{n-1}, \dots, B_1$  & its gray code equivalent is  $b_n, b_{n-1}, \dots, b_1$

then  $G_n = B_n$ ,  $G_{n-1} = B_n \oplus B_{n-1}$ ;  $G_{n-2} = B_{n-1} \oplus B_{n-2}$  ...  
 $\vdots$   
 $G_1 = B_2 \oplus B_1$

\* convert the binary 1001 to the gray code.

Binary : 1 → 0 → 0 → 1

Gray : 1 1 0 1

other method -

Binary - 1 0 0 1  
Shift Binary -  
1 0 0 1  
1 1 0 1 (ignore this)  
1 1 0 1

Scanned with CamScanner

Downloaded by KIIT Archives (kitarchives2023@gmail.com)

Gray to Binary -

$B_n = G_n$ ;  $B_{n-1} = B_n \oplus G_{n-1}$ ;  $B_{n-2} = B_{n-1} \oplus G_{n-2}$  ...

$B_1 = B_2 \oplus G_1$

\* convert Gray code 1101 to binary.

G - 1 1 0 1  
B - 1 0 0 1

(Q)- Convert the no. into gray.

3A7<sub>16</sub> 0011 1010 0111

gray - 0010 0111 0100

by shifting method -

0011 1010 0111  
001 1101 0011 (ignore)  
0010 0111 0100

## Error detecting Code -

When Binary data is detected error may occur due to noise which distort its content, so detection of error is very important. Parity is the simplest technique to detecting error by adding an extra bit. There are two types of parity -

- 1) odd parity - Total no. of 1 bit in one's word.
- 2) even parity - Total no. of 1 bit in one's word.

\* In the even scheme, find the error.

10101010; 11110110; 10110010

No error No error error word.

Error correcting code - A code is said to be an error correcting code, if the correct code word can always be deduced from an erroneous word.

for a single bit error correcting code must be three.

It corrects single bit error but and also detects 2 bit errors.

Eg) hamming Code -

7-bit hamming Code -

- The word format

P<sub>1</sub> P<sub>2</sub> D<sub>3</sub> P<sub>4</sub> D<sub>5</sub> D<sub>6</sub>

P - Parity bits  
D - Data bits

- P<sub>1</sub> is to be set a '0' or '1' so that it establishes even parity over bits 1, 3, 5, 7 (P<sub>1</sub>, D<sub>3</sub>, D<sub>5</sub>, D<sub>7</sub>)

- P<sub>2</sub> " " for 2, 3, 6, 7 (P<sub>2</sub>, D<sub>3</sub>, D<sub>6</sub>, D<sub>7</sub>)

- P<sub>3</sub> " " for 4, 5, 6, 7 (P<sub>4</sub>, D<sub>5</sub>, D<sub>6</sub>, D<sub>7</sub>)

# LectureNotes.in

	$C_3$	$C_2$	$C_1$
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

- If there is an error, bit can be located by forming a 3-bit binary number  $c_3, c_2, c_1$  where  $c_1 = P_1 \oplus D_3 \oplus D_5 \oplus D_7$   
 $c_2 = P_2 \oplus D_3 \oplus D_6 \oplus D_7$

Scanned with CamScanner

Downloaded by KIIT Archives (kitarchives2023@gmail.com)

$$C_3 = P_4 \oplus D_5 \oplus D_6 \oplus D_7$$

- \* Encode data bits 1101 into the 7-bit even parity hamming code.

Soln - Bit Pattern

$P_1$	$P_2$	$D_3$	$P_4$	$D_5$	$D_6$	$D_7$
1	1	1	1	1	0	1

Bits 1, 3, 5, 7 (ie  $P_1 = 1111$ ) so  $P_1$  must '1'.  
 Bits 2, 3, 6, 7 (ie  $P_2 = 101$ ) so  $P_2$  must '0'.  
 Bits 4, 5, 6, 7 (ie  $P_4 = 101$ ) so  $P_4$  must be '0'.

final Code - 1010101

- \* The message below coded in the 7-bit hamming code, is transmitted through a noisy channel. Decode the message assuming that at most a single error occurred in each code word. 1001001, 011001,  
 1110110, 0011011

Soln Total 28-bit, four groups of 7-bit each & correct for error  $P_1, P_2, D_3, D_4, D_5, D_6, D_7$

1<sup>st</sup> group - 1, 3, 5, 7 (1001)  $\rightarrow$  No error, so '0' in its position  $c_1 = 0$ ,  $c_1 = 0$

2, 3, 6, 7 (0001)  $\rightarrow$  error, put '1' in its position  $c_2 = 1$

4, 5, 6, 7 (1001)  $\rightarrow$  no error  $c_1 = 0$   $c_2 = 0$   $c_3 = 0$ .

$\rightarrow$  so error word  $\therefore c_3 c_2 c_1 = 010$

Thus complement 2<sup>nd</sup> bit from left i.e. 1101001

2<sup>nd</sup> group - 1, 3, 5, 7 (0101) - no error  $c_1 = 0$

2, 3, 6, 7 (1101) - error  $c_2 = 1$

4, 5, 6, 7 (1001) - no error  $c_3 = 0$ .

so error word  $\therefore c_3 c_2 c_1 = 010$

Thus complement 2<sup>nd</sup> bit from left  $\therefore 111$

This document is available free of charge on  studocu Scanned with CamScanner

Downloaded by KIT Archives (kitarchives2023@gmail.com)

3rd group  $\begin{array}{r} 123456 \\ \hline 1110110 \\ 1234567 \end{array}$

1, 3, 5, 7 (1110) - error  $c_1 = 1$

2, 3, 6, 7 (1110) - error  $c_2 = 1$

4, 5, 6, 7 (0110) - no error  $c_3 = 0$

$\begin{array}{r} 011 \\ \hline = 3_{10} \\ \hline = 1100110 \end{array}$

4th group  $\begin{array}{r} 1234567 \\ \hline 0011011 \end{array}$

1, 3, 5, 7 (0, 0, 0, 1) error  $c_1 = 0$

2, 3, 6, 7 (0111) error  $c_2 = 1$

4, 5, 6, 7 (1011) error  $c_3 = 1$

$= 110$

$= 8_{10} 6_{10}$


The complement of 7th bit from left -

$\begin{array}{r} 0011010 \\ \hline \underline{\text{ans}} \end{array}$

$= 0011001$

So decoded message  $\therefore$

1001001, 0011001, 1100110, 0011001



$$Y = A \oplus B = A\bar{B} + B\bar{A}$$


Truth table

A	B	$Y = A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0

Scanned with CamScanner

Downloaded by KIT Archives (kitarchives2023@gmail.com)

Implementation -



XNOR -

$$\begin{aligned} Y &= A \odot B = AB + \bar{A}\bar{B} \\ &= \overline{\overline{A} \oplus B} = \overline{AB + \bar{A}\bar{B}} \end{aligned}$$

\* Find logical equivalent (prove them too)

- a)  $A \oplus 0 = A$
- b)  $A \oplus 1 = \bar{A}$
- c)  $A \odot 0 = \bar{A}$
- d)  $A \odot 1 = A$
- e)  $1 \oplus \bar{A} = 1 \cdot \bar{A} + 1 \cdot \bar{A} = A + 0 = A$

a)

A	0	$A \oplus 0$
0	0	0
0	0	0
1	0	1
1	0	1

b)

A	1	$A \oplus 1$
0	1	1
0	1	1
1	1	0

\* show that  $A \oplus B = A\bar{B} + B\bar{A}$  & construct the logic diagram

A	$\bar{A}$	B	$\bar{B}$	$A \oplus B$	$A\bar{B}$	$B\bar{A}$	$A\bar{B} + B\bar{A}$
0	1	0	1	0	0	0	0
0	1	1	0	1	0	1	1
1	0	0	1	1	0	0	1
1	0	1	0	0	0	0	0

In exam make  
two separate  
table of RHS and  
LHS

This document is available free of charge on  
studocu.com


Scanned with CamScanner

Downloaded by KIIT Archives (kitarchives2023@gmail.com)

\* show that  $AB + (\bar{A} + B) = A \odot B$



$$A \quad B \quad \bar{A} \quad \bar{B} \quad \bar{A} + B \quad AB \quad A\bar{B} + \bar{A}B$$


A	B	$AB$	$A+B$	$\bar{A}+B$	$A \odot B$	$(A \oplus B) + (\bar{A} + B)$
0	0	0	0	1	1	1
0	1	0	1	0	0	0
1	0	0	1	0	0	0
1	1	1	1	0	1	1



Design or gate using NAND gate -

31/7/18






AND gate using NAND Gate -




Scanned with CamScanner

Downloaded by KIIT Archives (kitarchives2023@gmail.com)


OR Gate using NOR gate -




AND gate using NOR gate -



NAND Gate using NOR gate -



X-OR gate using NAND gate -



\* Read Page No. 120


Learn the logic expression using basic gates.

$$Y = (A+B)(\bar{A}+C)(B+D)$$




This document is available free of charge on  
studocu Scanned with CamScanner


Downloaded by KIT Archives (kitarchives2023@gmail.com)



\* Simplify the logic circuit -



$$\begin{aligned} Z &= \overline{A+\bar{C}} \cdot \overline{B\bar{D}} \cdot \overline{\overline{A+\bar{C}} \cdot \overline{B\bar{D}}} \\ &= \overline{[\overline{A+\bar{C}} + \overline{B\bar{D}}]} \cdot \overline{[\overline{A+\bar{C}} + \overline{B\bar{D}}]} \\ &= [\overline{(A+\bar{C})} + \overline{B\bar{D}}] \cdot [\overline{(A+\bar{C})} + \overline{B\bar{D}}] \\ &= \overline{B\bar{D}} + \overline{(A+\bar{C})(A+\bar{C})} \\ &= \overline{B\bar{D}} = B\bar{D} \end{aligned}$$




Scanned with CamScanner





Downloaded by KIT Archives (kitarchives2023@gmail.com)

\* using logic gates

Replace gate 6 by an OR gate with bubble at its i/p.



$$Y = (A+B)(\bar{B}+C)(B+D)$$



Boolean algebra -

$$1) A \cdot 0 = 0$$

$$2) A \cdot 1 = A$$

$$3) A + 0 = A$$

$$4) A + 1 = 1$$

$$5) A + A = A$$

$$6) A + \bar{A} = 1$$

commutative law -

$$A + B = B + A$$

$$A \cdot B = B \cdot A$$

Associative law -

$$(A + B) + C = A + (B + C)$$

$$(A \cdot B) \cdot C = A \cdot (B \cdot C)$$

Distributive law -

$$A(B + C) = AB + AC$$

$$A + BC = (A + B)(A + C)$$

Redundant Literal Rule (RLR) -

law 1 -

$$A + \bar{A}B = A + B$$

law 2 -

$$A(\bar{A} + B) = AB$$

Idempotence law -

$$A \cdot A = A, A + A = A$$

Absorption law -

$$A + A \cdot B = A$$

$$A(A + B) = A$$

Consensus law -

$$AB + \bar{A}C + BC = AB + \bar{A}C$$

$$\begin{aligned} L.H.S. &= AB + AC + BC \\ &= AB + \bar{A}C + BC(A + \bar{A}) \end{aligned}$$

Scanned with CamScanner

Downloaded by KIIT Archives (kitarchives2023@gmail.com)

$$\begin{aligned} &= AB + \bar{A}C + ABC + BC\bar{A} \\ &= AB(1+C) + \bar{A}C(1+B) \\ &= AB + \bar{A}C \quad R.H.S. \end{aligned}$$

Extended Theorem -

- ①  $AB + \bar{A}C + BCD = AB + \bar{A}C$
- ②  $(A+B)(\bar{A}+C)(B+C) = (A+B)(\bar{A}+C)$

$$\begin{aligned} L.H.S. &= (A+B)(\bar{A}+C)(B+C) \\ &= (A\bar{A} + A\bar{C} + B\bar{A} + BC)(B+C) \\ &= (AC + B\bar{A} + BC)(B+C) \\ &= (C(A+B) + B\bar{A})(B+C) \\ &= ABC + ACC + \bar{A}BB + \bar{A}BC + BBC + BCC \\ &= ABC + AC + \bar{A}B + \bar{A}BC + BC + BC \\ &= AB(C + \bar{C}) \\ &= BC(A + \bar{A}) + AC + \bar{A}B + BC \\ &= BC + AC + \bar{A}B \\ &= AC + C(\bar{A} + B) \\ R.H.S. &= (A+B)(\bar{A}+C) = A\bar{A} + AC + B\bar{A} + BC \\ &= AC + B\bar{A} + BC \end{aligned}$$

$$L.H.S. = R.H.S.$$

DeMorgan's Theorem -

$$R.H.S. \quad AB + \bar{A}C = (A+C)(\bar{A}+B)$$


$$\begin{aligned} &= (A+C)(\bar{A}+B) \\ &= A\bar{A} + AB + C\bar{A} + CB \\ &= AB + C\bar{A} + BC(A+\bar{A}) \\ &= AB + \bar{A}C + ABC + \bar{A}BC \\ &= AB + ABC + \bar{A}C + \bar{A}BC \\ &= AB + \bar{A}C \end{aligned}$$

$$L.H.S.$$

De-Morgan's theorem -

Law 1 -

$$\overline{A+B} = \overline{A} \cdot \overline{B}$$



A

B

$A+B$

$\overline{A+B}$

0

0

0

1

0

1

1

0

1

0

1

0

1

1

0

=

A

B

C

$\overline{A \cdot B}$

A

B

$\overline{A}$

$\overline{B}$

$\overline{A \cdot B}$

0

0

1

1

0

1

1

0

1

1

0

0

Law 2 -

$$\overline{AB} = \overline{A} + \overline{B}$$

LHS -

A

B

$\overline{AB}$

0

0

1

0

1

1

1

0

1

1

1

0



RHS -

A

B

$\overline{A}$

$\overline{B}$

$\overline{A} + \overline{B}$

0

0

1

1

0

1

1

1

1

0

0

0

Duality

Theorem -

$$A+0 = A, A \cdot 1 = A$$

$$AB + A\overline{B} = A$$

$$AB + \overline{A}B = \overline{A}C + BC = AB + \overline{A}C$$

$$(A+B)(A+\overline{B}) = A$$

$$(A+B)(\overline{A}+C)(B+C) = (A+B)(\overline{A}+C)$$

\* Prove that -

$$A(\bar{A}+C)(\bar{A}B+C)(\bar{A}BC+\bar{C}) = 0$$

L.H.S

$$\begin{aligned} &= A(\bar{A}+C)(\bar{A}B+C)(\bar{A}BC+\bar{C}) \\ &= (A \cdot \bar{A} + AC)(\bar{A}B+C)(\bar{A}BC+\bar{C}) \\ &= (AC \cdot \bar{A}B + AC \cdot C)(\bar{A}BC+\bar{C}) \\ &= AC(\bar{A}BC+\bar{C}) \\ &= A\bar{A}BC + \bar{C} \cdot AC \\ &= 0 \end{aligned}$$

R.H.S

~~Left side~~  $y = (A+B)(\bar{A}+(\bar{B}+\bar{C})) + \bar{A}(B+C)$

$$\begin{aligned} &= (A+B) \{ \bar{A} + (\bar{B}+\bar{C}) \} + (\bar{A}B+\bar{A}C) \\ &= (A+B) \{ A(\bar{B}, \bar{C}) \} + (\bar{A}B+\bar{A}C) \\ &= (A+B)(ABC) + \bar{A}B + \bar{A}C \\ &= ABC + A\bar{B}C + \bar{A}B + \bar{A}C \\ &= ABC + \bar{A}B + \bar{A}C \\ &= (A+B) \{ \bar{A} + (\bar{B}, \bar{C}) \} + (\bar{A}B+\bar{A}C) \\ &= (A+B) \{ A + BC \} + (\bar{A}B+\bar{A}C) \\ &= A + ABC + AB + BC + \bar{A}B + \bar{A}C \\ &= A + ABC(c+1) + c(\bar{A}B + B + C) \\ &= A + AB(c+1) + \bar{A}(B+C) + BC \\ &= A + ABC + AB + \bar{A}B + \bar{A}C + BC \\ &= A + ABC + B(A+\bar{A}) + \bar{A}C + BC \\ &= A + ABC + AB + \bar{A}C + BC \Rightarrow A + C + B + AB \\ &= A + BC(A+1) + \bar{A}C + B \\ &= A + B + BC + \bar{A}C \\ &= A + B + A + B(c+1) + \bar{A}C = A + B + \bar{A}C \end{aligned}$$

proved

\* Simplify  $AB + \overline{AC} + A\overline{B}C$  ( $AB + c$ )

$$\begin{aligned}&= AB + \overline{AC} + A\overline{B}C \cdot A \cdot B + A\overline{B}C \cdot C \\&= AB + \overline{AC} + A\overline{B}C \\&= A(B + \overline{B}C) + \overline{AC} \\&= A(B + c) + \overline{AC} \\&= AB + AC + \overline{AC} \\&= A(c(A + \overline{A})) + AB \\&= AB + c\end{aligned}$$

~~$AB + \overline{AC} + A\overline{B}C, AB + A\overline{B}C$~~   
 ~~$= AB + (\overline{A} + \overline{C}) + A\overline{B}C$~~   
 ~~$= AB + A\overline{B}C + \overline{A} + \overline{C}$~~   
 ~~$= (A+B) +$~~   
 ~~$= A(B + c\overline{B}) + \overline{A} + \overline{C}$~~   
 ~~$= A(B + c) + \overline{A} + \overline{C}$~~   
 ~~$= AB + AC + \overline{A} + \overline{C}$~~

solution -

$$\begin{aligned}&= AB + (\overline{A} + \overline{C}) + A\overline{B}C \cdot AB + A\overline{B}C \cdot C \\&= AB + \overline{A} + \overline{C} + A\overline{B}C \\&= AB + \overline{A} + \overline{C} + A\overline{B}C \\&= AB + \overline{A} + \overline{C} + AB \\&= A(B + \overline{B}) + \overline{A} + \overline{C} \\&= A + \overline{A} + \overline{C} \\&= 1 + \overline{C} \\&= 1\end{aligned}$$

\*  $\overline{AB + ABC + A(B + A\overline{B})}$

solution -

$$\begin{aligned}&= \overline{(AB + ABC)} \cdot \overline{A(A+B)} \\&= (A\overline{B} + A\overline{BC})(\overline{A} + \overline{(A+B)}) \\&= (A\overline{B} + A\overline{BC})(\overline{A} + \overline{A} \cdot \overline{B}) \\&= \overline{A}(A\overline{B} + A\overline{BC}) \\&= A \cdot \overline{A}(\overline{B} + BC) \\&= 0\end{aligned}$$

\* Reduce the Boolean expression .

$$f = A \left[ B + \bar{C} \left( \overline{AB} + \overline{AC} \right) \right]$$

solution-

$$\begin{aligned}
 &= A \left[ B + \bar{C} \left( \overline{AB} \cdot \overline{AC} \right) \right] \\
 &= A \left[ B + \bar{C} \left( \overline{AB} \cdot (\overline{A} + C) \right) \right] \\
 &= A \left[ B + \bar{C} (A + B) (\overline{A} + C) \right] \\
 &= A \left[ B + \bar{C} (A \cdot \overline{A} + AC + B\overline{A} + BC) \right] \\
 &= AB \quad \underline{\text{ans}}
 \end{aligned}$$

Show that  $AB + A\overline{B}C + B\overline{C} = AC + BC$

$$= AB + A\overline{B}C + B\overline{C}$$

$$= A(B + B\overline{C})$$

$$= A(B + B\overline{C}) + B\overline{C}$$

$$= A(B + C) + B\overline{C}$$

$$= AB + AC + B\overline{C}$$


$$= AB(C + \overline{C}) + AC + B\overline{C}$$

$$= ABC + ABC\overline{C} + AC + B\overline{C}$$

$$= AC(B + \overline{C}) + B\overline{C}(A + \overline{A})$$

$$= AC + B\overline{C}$$


\* Simplify the logic diagram - & draw the reduced one -



$$= \overline{(\overline{A} + B + \overline{A})} \cdot \overline{(B + B + C)}$$

$$= \overline{(\overline{A} + B + \overline{A})} + \overline{(B + B + C)}$$

$$\begin{aligned}
 &= \overline{(\bar{A} \cdot \bar{B} + \bar{A})} + \overline{(\bar{B} + \bar{B} \cdot \bar{C})} \\
 &= \overline{\bar{A}} (\bar{B} + 1) + \overline{\bar{B}} (\bar{B} \bar{C} + 1) \\
 &= A + B
 \end{aligned}$$



## Reduced logic diagram

Sum of Product of Product of summands -

SOP \_\_\_\_\_  
POS \_\_\_\_\_

~~SOP ;  $y = AB + BC + AC$~~

$$Pos; \quad y = (A + BIC) (A + C)$$

Minterm - a product term containing k variable of the function in either complimented or uncomplicated form is known as minterm. A 2 variable function has 4 possibilities  $\bar{A}\bar{B}$ ,  $\bar{A}B$ ,  $A\bar{B}$ ,  $AB$ , these are called standard product, fundamental product or minterm-product.

2 variable -  $m_0, m_1, m_2, m_3$

for 3 variables :  $m_0, m_1, m_2, m_3, m_4, m_5, m_6$

The minterm table for 3 variables -

A	B	C	Minterm
0	0	0	$\bar{A}\bar{B}\bar{C}$
0	0	1	$\bar{A}\bar{B}C$
0	1	0	$\bar{A}BC$
0	1	1	$\bar{A}B\bar{C}$
1	0	0	$A\bar{B}\bar{C}$
1	0	1	$A\bar{B}C$
1	1	0	$ABC$
1	1	1	$A\bar{B}C$

canonical sum of products expansion also called min term canonical form.

- A 3-variable logic function  $y$  has 3 minterms  $\overline{ABC}$ ,  $A\overline{B}C$  &  $AB\overline{C}$
  - corresponding minterm.

$$\begin{aligned}
 Y &= \sum m (0, 5, 6) \\
 &= m_0 + m_5 + m_6 \\
 &= \overline{A} \overline{B} \overline{C} + A \overline{B} C + A B \overline{C}
 \end{aligned}$$

\* obtain the canonical SOP form of the function

$$\begin{aligned}
 Y(A, B) &= A + B \\
 &= A(B + \overline{B}) + B(A + \overline{A}) \\
 &= AB + A\overline{B} + AB + \overline{A}\overline{B} \\
 Y(A, B) &= AB + A\overline{B} + \overline{A}\overline{B}
 \end{aligned}$$

obtain the SOP form -

$$\begin{aligned}
 Y &= AB + ACD \\
 Y &= AB(c + \overline{c})(d + \overline{d}) + A(B + \overline{B})CD \\
 Y &= AB(cD + c\overline{D} + \overline{c}d + \overline{c}\overline{D}) + (AB + A\overline{B})CD \\
 Y &= ABCD + ABC\overline{D} + AB\overline{C}D + AB\overline{C}\overline{D} + A\overline{B}CD \\
 Y &= ABCD + ABC\overline{D} + AB\overline{C}D + AB\overline{C}\overline{D}
 \end{aligned}$$

$$Y = \sum m = (15, 14, 13, 12, 11) \quad (\text{minterm})$$

$$\sum m = (11, 12, 13, 14, 15)$$

maxterm :-


2-variable -

A	B	maxterm
0	0	A + B
0	1	A + B
1	0	A + B
1	1	A + B

2-variable K map

$$f = \sum m (0, 2, 3)$$





mapping with pos-

$$f = \pi M(0, 2, 3)$$

$$f = \sum m(0, 2, 3)$$

A	B	0	1
0	0	0	1
1	0	2	3

A	B	0	1
0	0	1	1
1	1	2	1

minterm

$$\sum m(1)$$

maxterm

$$\pi M$$

$$m(0, 1, 2, 3)$$

$$= m_0 + m_1 + m_2 + m_3 - SOP$$

$$M(0, 1, 2, 3)$$

$$M_0 \cdot M_1 \cdot M_2 \cdot M_3 \rightarrow POS$$

3 variable K-map -

A	BC	00	01	11	10
0	$\bar{A}\bar{B}\bar{C}$	$\bar{A}\bar{B}C$	$\bar{A}B\bar{C}$	$\bar{A}BC$	$ABC$
1	4	5	6	7	8

They are in grey code so adjacent adjacent squares are usually adjacent i.e minterm and maxter differ by one variable. (sequence of 0, 1, 3, 2 is different, answer is above line.)

\* Map the expression -

$$f = \overline{\bar{A}\bar{B}C} + \overline{A\bar{B}C} + \overline{ABC} + \overline{AB\bar{C}} + \overline{A\bar{B}\bar{C}} + \overline{AC} + \overline{BC}$$

Scanned with CamScanner

Downloaded by KIT Archives (kitarchives2023@gmail.com)

$$f = \sum m(1, 2, 5, 6, 7)$$


A	00	01	11	10
0	0	1	3	2
1	4	5	7	6

$\bar{B}C \quad AC \quad BC$

$$f = AC + \bar{B}C + BC$$

$$* f = (A+B+c)(\bar{A}+B+\bar{c})(\bar{A}+\bar{B}+\bar{c})(\bar{A}+\bar{B}+c)(\bar{A}+\bar{B}\bar{c})$$


$$f = \pi M (0, 1, 2, 4, 7)$$



Solution -


$$\begin{aligned} f &= (A+B+c)(\bar{A}+B+\bar{c})(\bar{A}+\bar{B}+\bar{c})(A+\bar{B}+\bar{c})(\bar{A}+\bar{B}+c) \\ &= (000)(101)(111)(011)(110) \\ &= 0, 5, 7, 3, 6 \end{aligned}$$

$$f = \pi M (0, 3, 5, 6, 7) (\bar{B}+\bar{c})$$



$$(A+B+c)(\bar{A}+c)(\bar{B}+\bar{c})(\bar{A}+\bar{B})$$

Note



possible to pair.

\* Simply using K-map -


$$Y = m_1 + m_3 + m_5 + m_7 + m_8 + m_9 + m_{12} + m_{13}$$

$$Y = \sum m (1, 3, 5, 7, 8, 9, 12, 13)$$

AB	00	01	11	10
00	0	1	3	2
01	4	5	7	6
11	12	13	15	14
10	8	9	11	16

$A\bar{C}$  Lecture

$$Y = A\bar{C} + \bar{A}D$$



\* If all 16 are true -

AB	CD	01	01	11	10
00		1	1	1	1
01		1	1	1	1
11		1	1	1	1
10		1	1	1	1

$$Y = 1$$

09/08/8

\* Reduce the expression  $f = \sum m(0, 2, 3, 4, 5, 6)$  using mapping and implement in AOI logic as well as AND OR INVERTER NAND logic

Scanned with CamScanner

Downloaded by KIIT Archives (kitarchives2023@gmail.com)


B\bar{C}	00	01	11	10
00	0	1	3	2
01	1		1	1
11	4	5	7	6
10	1	1		1

$\bar{A}\bar{B}\bar{C}$   
 $A\bar{B}\bar{C}$   
 $A\bar{B}\bar{C}$   
 $A\bar{B}\bar{C}$   
 $A\bar{B}\bar{C}$


$$\begin{array}{l} \overline{ABC} \\ \overline{ABC} \\ \overline{ABC} \\ \overline{ABC} \\ \overline{ABC} \\ \hline + \bar{C} \end{array}$$

$$\begin{array}{l} \overline{ABC} \\ \overline{ABC} \\ \overline{ABC} \\ \overline{ABC} \\ \hline \overline{AB} \end{array}$$

$$SOP = A\bar{B} + \bar{A}B + \bar{C}$$




\* Reduce the expression  $f = \pi M(0, 1, 2, 3, 4, 7)$  using AOI & NOR gate.




This document is available free of charge on  
studocu Scanned with CamScanner  
Downloaded by KIT Archives (kitarchives2023@gmail.com)

$$(minimization) f_{min} = A(B+C)(\bar{B}+\bar{C})$$

$$\begin{aligned} f_{min} &= \overline{A(B+C)(\bar{B}+\bar{C})} \\ &= \overline{\overline{A} + (\overline{B+C}) + (\overline{\bar{B}+\bar{C}})} \end{aligned}$$





\* Reduce using mapping and implement in universal logic.  
 $f = \sum m (2, 8, 9, 10, 11, 12, 14)$

		BCD	00	01	11	10
		AB	00	01	11	10
00	0		1	3	2	0
01	4		5	7		6
11		12	13	15	0	14
10	8	9	11		0	10

$$\begin{array}{r} AB\bar{C}\bar{D} \\ A\bar{B}\bar{C}\bar{D} \\ \hline A\bar{C}\bar{D} \end{array}$$

$$\begin{array}{r} A\bar{B}\bar{C}D \\ A\bar{B}CD \\ \hline A\bar{B}CD \end{array}$$

$$\begin{array}{r} ABC\bar{D} \\ A\bar{B}CD \\ \hline AC\bar{D} \end{array}$$

$$\begin{array}{r} \bar{A}\bar{B}C\bar{D} \\ ABCD \end{array}$$

$$POS = (A + \bar{A}\bar{D})(A + \bar{B})(C + \bar{D}) ( \bar{A} + \bar{B} + \bar{C} + \bar{D}) + A$$

Scanned with CamScanner

Downloaded by KIT Archives (kitarchives2023@gmail.com)

$$POS = (\bar{A} + B)(\bar{A} + C + D)(\bar{A} + \bar{C} + D)(A + B + \bar{C}D)$$

$$POS \quad f_{min} = (\bar{A} + D)(\bar{A} + B)(B + \bar{C} + D)$$

SOP


		CD	00	01	10	11
		AB	00	01	10	11
for f <sub>min</sub>	15		0	1	3	2
OR	0		4	5	7	6
11		12	13	15	14	
10	1	8	9	11	10	1

L

		CD	00	01	10	11
		AB	00	01	10	11
00	1		1	1	1	1
01	3		1	1	1	1
11			1	1	1	1
10						

$$SOP \quad f_{min} = \bar{A}\bar{C} + \bar{A}D + \bar{A}B + BD$$





14/8/18  
Don't care condition - The combination for which the value of the expression are not specified are called don't care condition.

\*  $F(A, B, C, D) = \sum m(4, 5, 7, 12, 14, 15) + \sum d(3, 8, 10)$

		CD	00	01	11	10	
AB	BC	00			d		
		11	1	1	1	1	
ABC	BCD	11	1	1	1	1	
		10	d			d	
						$f_{min} = A\overline{D} + \overline{A}B\overline{D}C + BCD$	
						$A\overline{D}$	

(n) \* obtain the simplified expression in POS form -

$$F(A, B, C, D) = \sum m(0, 1, 2, 3, 4, 5) + d(10, 11, 12, 13, 14, 15)$$

$$F(A, B, C, D) = \sum \pi M(6, 7, 8, 9) \cdot d(10, 11, 12, 13, 14, 15)$$

		CD	00	01	11	10	
AB	BC	00	0	1	3	2	
		01	4	5	7	0	
ABC	BCD	11	12	13	15	14	
		10	d	d	d	d	
						$B\bar{C} (\bar{B} + \bar{C})$	
						$\bar{A}$	

$$f_{min} = \bar{A} \cdot (\bar{B} + \bar{C})$$

# LectureNotes.in

Scanned with CamScanner


Downloaded by KIIT Archives (kitarchives2023@gmail.com)

Digital circuit

combinational circuit

sequential circuit

combinational circuits - It performs specific processing operation  
fully specified logically by a set of Boolean functions.  
It consists of input variable, logic gates and output variable.



example - Adder, Subtractor, encoder, decoder, multiplexer,  
demultiplexer.  
Its output depends only upon present input.

characteristic -

- 1) fast speed
- 2) easy to design
- 3) uses only logic gates
- 4) do not have flip flop clock and no memory.


Sequential circuit - its output depends onto upon present and past input.

characteristic -

- 1) slow speed
- 2) difficult to design
- 3) uses flip flops.
- 4) it needs triggering and have memory elements.

Scanned with CamScanner

(m) Half Adder -



logic circuit

Truth table -

Inputs		Outputs	
A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

It is used to add two bits at a time.

Two inputs (Augend) and two binary outputs (sum, carry).

$$S = A \oplus B$$


$$= A\bar{B} + \bar{A}B$$

$$C = A \cdot B$$

A	B	0	1
0		0	1
1		1	0

$$C = A\bar{B} + B\bar{A}$$

AOI -




Scanned with CamScanner

Downloaded by KIIT Archives (kiiarchives2023@gmail.com)

NAND Logic -

$$\begin{aligned} S &= A\bar{B} + \bar{A}B = A\bar{B} + A\bar{A} + \bar{A}B + B\bar{B} \\ &= A(\bar{A} + \bar{B}) + B(\bar{A} + \bar{B}) \\ &= A \cdot \overline{AB} + B \cdot \overline{AB} \\ &= \overline{\overline{A \cdot AB} \cdot \overline{B \cdot AB}} \end{aligned}$$

$$C = AB = \overline{\overline{A} + \overline{B}}$$





16/8/18

### full adder -

- It can add 3 bit at a time.

The third bit is the carry from a lower column. It requires 3<sup>rd</sup> input & has 2<sup>nd</sup> inputs.



### Truth table -

A	B	C <sub>in</sub>	S	C <sub>out</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

	0	0	1	1	0	A	BC	00	01	11	10
0	0	1	0	1	0	1		0	1	1	1
0	1	1	1	0	1	0		1	1	1	0
1	0	0	0	1	0	1		1	1	0	1
1	0	1	0	0	1	0		1	1	1	0
1	1	0	0	0	1	1		1	1	1	1
1	1	1	1	1	1	1		1	1	1	1

K-map for sum term

$$S = A\bar{B}\bar{C}_{in} + \bar{A}\bar{B}C_{in}$$

$$AB\bar{C}_{in} + \bar{A}B\bar{C}_{in}$$

$$S = (A\bar{B} + \bar{A}B)\bar{C}_{in} + (AB + \bar{A}\bar{B})C_{in}$$

$$= (A \oplus B)\bar{C}_{in} + (\bar{A} \oplus B)C_{in}$$

$$= A \oplus B \oplus C_{in}$$

Scanned with CamScanner

Downloaded by KIT Archives (kitarchives2023@gmail.com)

	BC	00	01	11	10
0			1		
1		1	1	1	

K map for  $C_{out}$

$$C_{out} = AC_{in} + BC_{in} + AB$$

$$= AC_{in}(B + \bar{B}) + BC_{in}(A + \bar{A}) + AB$$

$$= AB\bar{C}_{in} + A\bar{B}C_{in} + ABC_{in} + \bar{A}\bar{B}C_{in} + AB$$

$$= A\bar{B}\bar{C}_{in} + \bar{A}\bar{B}C_{in} + AB(C_{in} + 1)$$


$$C_{out} = (A \oplus B)C_{in} + AB$$


full adder using NAND-

$$A \oplus B = \overline{A \cdot \bar{A}B + B \cdot \bar{A}B}$$

$$S = A \oplus B \oplus C_{in} = \overline{A \oplus B \cdot (A \oplus B)C_{in} + A C_{in} \cdot (A \oplus B)C_{in}}$$

$$C_{out} = C_{in}(A \oplus B) + AB = \overline{C_{in}(A \oplus B) \cdot AB}$$






logic diagram of FA using NAND gate.

### Subtractor -

- It's a combinational circuit used to subtract two bits.
- It has two inputs X (minuend) & Y (subtrahend) and two output D (difference) & B<sub>out</sub> (Borrow out)

This document is available free of charge on studocu  
Downloaded by KIT Archives (kitarchives2023@gmail.com)

Scanned with CamScanner




Truth table

A	B	d	b <sub>out</sub>
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

### full - Subtractor -

- It performs subtraction using three bits (minuend, subtrahend & borrow)



Truth table

Input			Output	
A	B	b <sub>in</sub>	d	b <sub>out</sub>
0	0	0	0	0

0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

1	1
0	1
0	0
1	0
0	0
1	1
1	1

Scanned with CamScanner

Downloaded by KIIT Archives (kitarchives2023@gmail.com)

		B bin			
		00	01	11	10
A	0	0	1	1	1
	1	1	1	1	1

K map for difference

$$d = A\bar{B}\text{bin} + \bar{A}\bar{B}\text{bin} + AB\text{bin}$$

$$+ \bar{A}B\text{bin}$$

$$d = \text{bin}(\bar{A}\bar{B} + AB) + \text{bin}(AB + \bar{A}B)$$

$$= \text{bin}(\overline{A \oplus B}) + \text{bin}(A \oplus B)$$

$$d = A \oplus B \oplus \text{bin}$$

		B bin			
		00	01	11	10
A	0	1	1	1	1
	1			1	

K map for bout

$$\text{bout} = \bar{A}\text{bin} + \bar{A}B + B\text{bin}$$

$$= \bar{A}\text{bin}(\bar{B} + B) + \bar{A}B(\bar{B} + B)$$

$$+ (A + \bar{A})\text{bin}$$


$$= \bar{A}B\text{bin} + \bar{A}\bar{B}\text{bin} + AB\text{bin}$$

$$+ \bar{A}B\text{bin} + \bar{A}B$$


$$= \text{bin}(\bar{A}\bar{B} + AB) + \bar{A}B\text{bin} + \bar{A}B$$


$$= \text{bin}(\overline{A \oplus B}) + \bar{A}B$$

$$= \text{bin}(\overline{A \oplus B}) + \bar{A}B$$



Binary parallel adder





logic diagram of 4-bit binary parallel adder.

→ Let 4 bit words to be added represented by

$$A_3 \ A_2 \ A_1 \ A_0 = 1 \ 1 \ 1 \ 1$$

$$B_3 \ B_2 \ B_1 \ B_0 = 0 \ 0 \ 1 \ 1$$

This document is available free of charge on  
studocu.com

Scanned with CamScanner

$$\begin{array}{r} \text{Significant} & 4 & 3 & 2 & 1 \\ \text{I/P carry} & = & 1 & 1 & 1 & 0 \end{array}$$

$$\begin{array}{r} \text{Augend} & = & 1 & 1 & 1 & 1 \end{array}$$

$$\begin{array}{r} \text{Addend} & = & 0 & 0 & 1 & 1 \end{array}$$

$$\begin{array}{r} 1 & 0 & 0 & 1 & 0 \\ \hline \end{array}$$

$\frac{\text{output carry}}{=}$  → add 2 binary no. in 11 form and produce the A<sub>i</sub>'s sum of those no. in 11 for

add 2 binary no. in 11 form and produce the A<sub>i</sub>'s sum of those no. in 11 for

A → consists of full adders connected in a chain with output carry from each full adder connected to the input carry of the next full adder.

B → The parallel adder in which the carry out of each full adder is the carry in to the next most significant adder as

most significant adder as shown is called ripple carry adder.

18/08/18

A → The look ahead carry adder

B → The carry propagation delay for each full adder is the time between the application of carry in and the occurrence of carry out (cout). In parallel adder the speed at which an addition can be performed is governed

by the time required for the carrier to propagate through all stages of the adder.

C → The look ahead carry adder speeds up the process by

eliminating the ripple carry delays. → examining all

the inputs simultaneously and also generates the carry in bits for all stages simultaneously.

- The method of speeding up the addition process is based on two additional functions of the full adder called carry generate and carry propagate.

Scanned with CamScanner

Downloaded by KIT Archives (kitarchives2023@gmail.com)

Truth table

Truth table of full adder emphasising on carry generation

Row	A	B	Cin	S	Cout
0	0	0	0	0	0
1	0	0	1	1	0
2	0	1	0	1	0
3	0	1	1	0	1
4	1	0	0	1	0
5	1	0	1	0	1
6	1	1	0	0	1
7	1	1	1	1	1


No carry generate

i.e. Cout = 0

carry propagate  
i.e. Cout = Cin


carry generate  
i.e. Cout = 1


- for rows 0 and 1 Cout is 0 and independent of Cin.
- On row 6 and 7 Cout is 1 and independent of Cin.
- On rows 2, 3, 4, 5 the Cout = Cin. These carry propagate combination.



$$C_{n+1} = C_{in} = (A_n \oplus B_n) C_0 + A_n B_n$$

$$S_n = A_n \oplus B_n \oplus C_0$$





Consider one F.A. stage as shown in figure if both bits  $A_n$  and  $B_n$  are 1 an a carry has to be generated regardless whether cin is 0 or 1 thus it is called generated carry and expressed as  $G_n = A_n \cdot B_n$

The Boolean exp. for sum and carry output of nth stage is given by

$$S_n = P_n \oplus C_n$$

$$C_{n+1} = G_n + P_n C_n \quad \text{where } G_n = A_n \cdot B_n$$

The expression for the carry out of full adder is as follows:

$$C_1 = G_0 + P_0 C_0$$


$$C_2 = G_1 + P_1 C_1 = G_1 + P_1 (G_0 + P_0 C_0) \\ = G_1 + P_1 G_0 + P_1 P_0 C_0$$


$$\text{for } n=2, \quad C_3 = G_2 + P_2 C_2 = G_2 + P_2 G_1 + P_2 G_0 P_1 + P_2 P_1 P_0 C_0$$

$$\text{In general -}$$

$$C_n = G_{n-1} + P_{n-1} G_{n-2} + P_{n-2} P_{n-1} G_{n-3} + \dots + P_{n-1} \dots P_0 C_0$$

Binary Adder Subtractor -





Scanned with CamScanner


Downloaded by KIIT Archives (kitarchives2023@gmail.com)

- The mode input  $M$  controls the operations when  $M=0$ , the circuit is an adder & when  $M=1$ , the circuit is a subtractor.
- Here addition & subtraction operations combined into one circuit with one common binary adder. This is done by including XOR gate in each full adder. Each XOR gate receives input  $M$  and input  $B$  when  $M=0$  & so we have  $B \oplus 0 = B$ , the full adder receives the value of  $B$ , & input carry is zero & performs  $A+B$  when  $M=1$  & we have  $B \oplus 1 = \overline{B}$  and  $C_1 = 1$  (carry), the  $B$  inputs are complemented and 1 is added through input carry which is 1, through the input carry the circuit performs the operation  $A + 2^k \text{ complement}$ .

LectureNotes.in

LectureNotes.in

	0	1	2	3	4	5	6	7
0	0	1	10	11	100	101	110	111
1	1	0	11	10	101	100	110	111
2	10	11	0	1	100	101	110	111
3	11	10	1	0	101	100	110	111
4	100	101	101	100	0	1	10	11
5	101	100	100	101	1	0	0	1
6	110	111	111	110	100	101	0	1
7	111	110	110	111	101	100	1	0

Comparators -

It is a logic circuit used to compare the magnitude of two binary no. depends on the design it may provide the output at i.e. high (active).

Note - X-NOR is a basic comparator because its output is 1 if its two input bits are equal.

Two binary numbers.

→ Implementation of this logic, for a 4-bit binary number

$A_3 A_2 A_1 A_0 \& B_3 B_2 B_1 B_0$

$$\text{EQUALITY} = (A_3 \oplus B_3) (A_2 \oplus B_2) (A_1 \oplus B_1) (A_0 \oplus B_0)$$

For a 1-bit magnitude comparator -

Let 1-bit number be  $A = A_0$  &  $B = B_0$   
If  $A_0 = 1$  &  $B_0 = 0$  then  $A > B$

Therefore,  $A > B : G = \overline{A_0 B_0}$

Truth table


A	B	L	E	G
0	0	0	1	0
0	1	0	1	0
1	0	0	0	1
1	1	0	1	0

if  $A_0 = 0 \& B_0 = 1$  then  $A < B$

$$\text{so } A < B : L = \overline{A_0} B_0$$

if  $A_0 = B_0 = 0 \& A_1 = B_1 = 1$  then

$$A = B : E = A_0 \oplus B_0$$



### 2-bit comparator-

Let 2-bit numbers be  $A = A_1 A_0$

$$B = B_1 B_0$$

1) If  $A_1 = 1 \& B_1 = 0$ , then  $A > B$

2) If  $A_1 \& B_1$  coincide and  $A_0 = 1 \& B_0 = 0$  then  $A > B$   
so logic expression for  $A > B$

$$A > B : Q = A_1 \overline{B_1} + (A_1 \oplus B_1) A_0 \overline{B_0}$$


3) If  $A_1 = 0 \& B_1 = 1$  then  $A < B$

If  $A_1 \& B_1$  coincide &  $A_0 = 0 \& B_0 = 1$ , then  $A < B$

thus  $A < B : L = \overline{A}_1 B_1 + (A_1 \oplus B_1) (\overline{A}_0 B_0)$

4) If  $A_1 \& B_1$  coincide and  $A_0 \& B_0$  coincide then  $A = B$ , then

$$A = B : E = (A_1 \oplus B_1) (A_0 \oplus B_0)$$



Logic diagram of 2-bit comparator


Decoder -

23/08/18

Encoder - encrypted & transmitted

Decoder - decrypted & displayed

- Q: What is an logic circuit that converts  $N$  bit binary input code into  $M$  output lines such that only one output line is activated for each one of the possible combination of inputs thus we can say it detects a particular code.



for each input combination, M outputs will be active (High) and all other outputs will be High Low.

2-to-4 line

3-to-8 line


4-to-16 line

2-to-4 line decoder -

$2 \times 4$  or  $2:4$

Truth table

Inputs		Outputs			
A	B	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1




Logic diagram of 2-to-4 line decoder

or may be input and 8 output  
It is also called binary to octal decoder.

E


Input			Output							
A	B	C	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1



Scanned with CamScanner

Downloaded by KIIT Archives (kiiarchives2023@gmail.com)

combinational logic implementation-




A	B	$C_{in}$	S	$C_{out}$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


$S = \sum m(1, 2, 4, 7)$   
 $C_{out} = \sum m(3, 5, 6, 7)$   
 $S = \bar{A}\bar{B}C_{in} + \bar{A}B\bar{C}_{in} + A\bar{B}C_{in} + ABC_{in}$   
 $= \sum m(1, 2, 4, 7)$   
 $C_{out} = \bar{A}B.C_{in} + A\bar{B}C_{in} + AB\bar{C}_{in} + ABC_{in}$   
 $= \sum m(3, 5, 6, 7)$


TM decoder it will be  
coming in mid sem.

Logic diagram of full adder using 3-to-8 line decoder-



BCD-to-Seven Segment decoder-





LectureNotes.in  
Logic diagram

A Seven Segment display is normally used to display any one of the decimal digit 0 to 9. Some times hex character a through f may be produced. Each segment is made up of a material that emits light when current is passed through it. Commonly used materials Jcd's, led's, inc in candlecent filaments.

Decimal digit	BCD Inputs				Seven-Segment output						
	A	B	C	D	a	b	c	d	e	f	g
0	0	0	0	0	1	1	1	1	1	1	0
1	0	0	0	1	0	1	1	0	0	0	0
2	0	0	1	0	1	1	0	1	1	0	1
3	0	0	1	1	1	1	1	1	0	0	1
4	0	1	0	0	0	1	1	1	1	0	0
5	0	1	0	1	1	0	1	1	0	1	1
6	0	1	1	0	1	0	1	1	1	1	1
7	0	1	1	1	1	1	1	0	0	0	0
8	0	0	0	0	1	1	1	1	1	1	1
9	1	0	0	1	1	1	1	1	0	1	1

Scanned with CamScanner

Downloaded by KIT Archives (kitarchives2023@gmail.com)

→ The K map is used to simplify the logic expression.

example for b

AB	CD				for 8mp
	00	01	11	10	
00	1	1	1	1	for 8mp

01	1	0	1	0
11	X	X	X	X
10	1	1	X	X


for empty boxes we don't care condition.

$$b = \overline{D} + \overline{A}\overline{B} + AB$$

$$= \overline{D} + A \oplus B$$

$$b = \sum m(0, 1, 2, 3, 4, 7, 8, 9) + \sum d(10, 11, 12, 13, 14, 15)$$


4-to-16 decoder from two 3-to-8 decoders




28/8/18

## Multiplexers (Data Selector)

MUX







The term multiplexer means many inputs. It is a process of transmitting a large no. of information over a single line. It is of two types - time multiplexing frequency multiplexing.

A MUX is a logic circuit that accepts several inputs and allows one of them at a time for output. The routing of digital data input to the output is controlled by select outputs also called select inputs: for  $2^n$  input lines and  $n$  select lines whose bit combination determines which input is selected.

**Basic 2-input Multiplexer** - It has two data inputs  $D_0$  and  $D_1$ , and one select input's and one output line.

Scanned with CamScanner

Downloaded by KIIT Archives (kiaarchives2023@gmail.com)



process of

simplifying

using

Inputs

for, then

controlled

2^n input

terminals

put

out



when  $S = 0$ , AND gate 1 is enable so  $Z = D_0$  so gate 2 is disable.


when  $S = 1$ , gate 1 is disable, gate 2 is enable.


4:1 MUX -



truth table -

Select Input		Output
$S_1$	$S_0$	$Z$
0	0	$D_0$
0	1	$D_1$
1	0	$D_2$
1	1	$D_3$





logic diagram of 4:1 MUX

The expression for the data output -

$$Z = D_0 \overline{S_0} S_1 + D_1 S_0 \overline{S_1} + D_2 \overline{S_0} \overline{S_1} + D_3 S_0 \overline{S_1}$$


Application of multiplexer -

\* Use of MUX to implement the logic function  $F = A \oplus B \oplus C$

$S_2$	$S_1$	$S_0$	$F = A \oplus B \oplus C$
A	B	C	
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

Scanned with CamScanner

Downloaded by KIIT Archives (kitarchives2023@gmail.com)



10 ~~QUESTION~~

since there are 3 input variable we can used MUX with three data select input that is 8:1 MUX. Truth table shows the use of data select inputs  $S_0, S_1, S_2$  for 3 input variables  $A, B, C$ . We connect logic one to  $D_1, D_2, D_3, D_7$  and logic 0 to  $D_0, D_4, D_5, D_6$ . Then MUX behaves exactly the same way that a set of logic gate implementing the function  $f$ .


LectureNotes.in

\* Use a MUX having three data select inputs to implement logic for the given function.

$$F = \sum m (0, 1, 2, 3, 4, 10, 11, 14, 15)$$

Data				Function
$S_2$	$S_1$	$S_0$		
$D_0$	0	0	0	$F$
	0	0	1	$\perp$
$D_1$	0	1	0	$\perp$
	0	1	1	$\perp$
$D_2$	0	1	~	+

$D_0$	$S_1$	$S_0$	$F$
0	1	0	0
$D_3$	0	1	0
1	1	1	0
$D_4$	1	0	0
1	0	0	0
$D_5$	0	1	0
1	0	1	1
$D_6$	1	1	0
1	1	0	0
$D_7$	1	1	0
1	1	1	1




Scanned with CamScanner

Downloaded by KIT Archives (kitarchives2023@gmail.com)

\* Implement the following function with a MUX.

$$F(a, b, c) = \sum m(1, 3, 5, 6), \text{ choose } a \& b \text{ as select inputs.}$$


$S_1$	$S_0$	a	b	c	$F$
0	0	0	0	0	0
0	0	0	1	1	1
0	1	1	0	0	0
0	1	1	1	1	1
1	0	0	0	0	0
1	0	0	1	1	1
1	1	1	0	0	0
1	1	1	1	1	1



\* Implement the following Boolean function using 8:1 MUX considering 8:1 MUX considering D as the input & A, B, C as the select lines.

$$\begin{aligned}
 F(A, B, C, D) &= AB + BD + \overline{BCD} \\
 &= 10xx + x1x1 + x010 \\
 &= 1000 + 1010 + 1001 + 1011 + 0101 + \\
 &\quad 1101 + 01011 + 1111 + \\
 &\quad 0010 + 1010 \\
 &= \sum m(8, 9, 10, 11, 5_1 + 13, 15, 2, 10) \\
 &= \sum m(2, 5, 7, 8, 9, 10, 11, 13, 15)
 \end{aligned}$$

	$S_2$	$S_1$	$S_0$	A	B	C	D	F
0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	1
2	0	0	1	0	1	0	0	0
3	0	0	1	1	0	1	0	0
4	0	1	0	0	0	0	0	0
5	0	1	0	1	0	0	0	1
6	0	0	1	0	0	1	0	0
7	0	0	1	1	1	1	0	01
8	1	0	0	0	0	0	0	1
9	1	0	0	1	0	0	0	1
10	1	0	1	0	1	0	0	1
11	1	0	1	1	1	0	0	1
12	1	1	0	0	0	0	0	0
13	1	1	0	1	0	1	0	1
14	1	1	1	0	0	0	0	0
15	1	1	1	1	1	1	0	1



when  $CD = 00$ ,  $D_0$ ,  $F_2$ ,  $D_8$  will appear

$F_4$

when  $CD = 01$ ,  $D_1$ ,  $F_4$

when  $CD = 10$ ,  $D_2$ ,  $F_2$

when  $CD = 11$ ,  $D_3$ ,  $F_1$

respectively

depending upon  
will appear



\* Design of a

\* Design of a

course - Multiplexer, multiplexer tree, de-multiplexer.

### Multiplexer tree -

\* Design of a 16:1 MUX using 4:1 MUX.



Scanned with CamScanner

Downloaded by KIIT Archives (kiiarchives2023@gmail.com)

when CD = 00, D<sub>0</sub> will appear at F<sub>1</sub>, D<sub>4</sub> will appear at F<sub>2</sub>, D<sub>8</sub> will appear at F<sub>3</sub> and D<sub>12</sub> will appear at F<sub>4</sub>

when CD = 01, D<sub>1</sub>, D<sub>5</sub>, D<sub>9</sub>, D<sub>13</sub> appears at F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>, F<sub>4</sub>,

when CD = 10, D<sub>2</sub>, D<sub>6</sub>, D<sub>10</sub>, D<sub>14</sub> appears at F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>, F<sub>4</sub>.


when CD = 11, D<sub>3</sub>, D<sub>7</sub>, D<sub>11</sub>, D<sub>15</sub> will appear at F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>, F<sub>4</sub>

respectively.


depending upon the value of AB, either F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub> or F<sub>4</sub> will appear at output.

\* Design of a 16:1 MUX using 4:1 MUX.

\* Design of a 32:1 MUX using 4:1 MUX.



- It requires 5 data select lines, 4 data select line BCDE all connected to 16:1 MUX and MSB A 2:1 MUX.



- for the value of B, C, D, E (0000, - 1111), input 0 to 15


- will appear at the input terminal zero of 2:1 MUX


through  $F_1$  and ~~to~~  $16 \text{ to } 31$  will appear at the  $F_2$  input through terminal of  $\Sigma$  of  $2 \times 1$  MUX through output  $F_2$

for  $A = 0$ , output  $F = F_1$  and  
 $A = 1$ , output  $F = F_2$ .

### De-Multiplexer (Data distributor)

#### 1) 1 line - 4-line






1 : 4 De MUX .

Scanned with CamScanner

Downloaded by KIIT Archives (kitarchives2023@gmail.com)

Encoder -

19 | Sep | 2018



It is a device whose inputs are decimal digits or alphabetic characters and outputs are the coded representation of the input. It converts no. or symbols into coded format. It performs inverse operations of decoder. It has a no. of inputs and only one of which activated at a given time and produce an  $N$  bit output code.

1) Octal to Binary Encoder - (8 to 3)


Octal digit

Octal digit	Binary		
	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>
D <sub>0</sub>	0	0	0
D <sub>1</sub>	0	0	1
D <sub>2</sub>	0	1	0
D <sub>3</sub>	0	1	1
D <sub>4</sub>	1	0	0
D <sub>5</sub>	1	0	1
D <sub>6</sub>	1	1	0
D <sub>7</sub>	1	1	1

truth table

This document is available free of charge on  
studocu

Scanned with CamScanner



logic diagram

$$A_2 = D_4 + D_5 + D_6 + D_7$$

$$A_1 = D_2 + D_3 + D_6 + D_7$$

$$A_0 = D_1 + D_3 + D_5 + D_7$$


D<sub>0</sub> = don't care

2) Decimal to BCD Encoder -

Input	D <sub>0</sub>	BCD			
		A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>
0	D <sub>0</sub>	0	0	0	0
1	D <sub>1</sub>	0	0	0	1
2	D <sub>2</sub>	0	0	1	0
3	D <sub>3</sub>	0	0	1	1
4	D <sub>4</sub>	0	1	0	0
5	D <sub>5</sub>	0	1	0	1
6	D <sub>6</sub>	0	1	1	0
7	D <sub>7</sub>	0	1	1	0
8	D <sub>8</sub>	1	0	1	0
9	D <sub>9</sub>	1	0	0	1

Scanned with CamScanner

Downloaded by KIIT Archives (kitarchives2023@gmail.com)



### Priority Encoder -

Encoder operates correctly provided that only one decimal input is HIGH at any given time. Practically two or more decimal input may become HIGH at the same time. The priority encoder is a logic circuit that responds to just one input in accordance to some priority system.

(ii) It is based on decimal input, the largest, i.e., that is encoded. e.g., 1234, 4 will be prioritized.

### 4-input priority Encoder -

Inputs				Outputs		
D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	A	B	V
0	0	0	0	X	X	0
1	0	0	0	0	0	1
X	1	0	0	0	1	1

$$\begin{array}{ccccc} x & x & 1 & 0 & 1 \\ x & x & x & 1 & 1 \\ \end{array}$$

From the truth table in addition of output A & B, the circuit has 3rd output that is v, which is a valid bit indicator that is set to 1 with 1 or more inputs are equal to one.

If all is 0 ie 1st condition, no valid input, v is zero. A, B is x.

This document is available free of charge on  
studocu  
Downloaded by KIT Archives (kitarchives2023@gmail.com)

Scanned with CamScanner

Higher the subscripts no. higher the priority, input D<sub>3</sub> has highest priority so output for A, B is 1, 1.

D<sub>2</sub> is the next if D<sub>3</sub> is 0.

K map for A -

		D <sub>2</sub> D <sub>3</sub>	00	01	11	10	
		D <sub>0</sub> D <sub>1</sub>	00	X	1	1	1
		01	0	1	1	1	
		11	0	1	1	1	
		10	0	1	1	1	


$$A = D_2 + D_3$$

K map for B -

		D <sub>2</sub> D <sub>3</sub>	00	01	11	10	
		D <sub>0</sub> D <sub>1</sub>	00		1	1	
		01	1	1	1		
		11	1	1	1		
		10		1	1		

$$B = D_3 + D_1 \overline{D_2}$$

$$V = D_3 + D_2 + D_1 + D_0$$



Scanned with CamScanner


Downloaded by KIIT Archives (kitarchives2023@gmail.com)

PS	Clock	data input		NIS	Action
$Q_n$	Clik	S	R	$Q_{n+1}$	
0	1	0	0	0	
1	1	0	0	1	no change
0	1	0	1	0	
1	1	0	1	1	Reset

# Lecture Notes in OS

0	1	1	1	x		Forbidden undetermined
1	1	1	1	x		
0	x	x	x		0	
1	x	x	x		1	No change.
		x	x			


## J K Flip Flop-



+ve edge

-triggered.

## logic diagram



clk	Input		output $Q_{n+1}$	Action
	J	K		
x	0	0	$Q_n$	No change
1	0	0	$Q_n$	"
1	0	1	0	Reset
1	1	0	1	Set
1	1	1	$\overline{Q_n}$	Toggle


case I - when  $J=0$ , whatever value of  $Q$  and  $\overline{Q}$ , the output of 1st nand gate is zero.

when  $K=0$  when  $K=0$ , whatever value of  $Q$  and  $\overline{Q}$  output of 2nd nand gate is zero.


mention all the cases.

### D Flip Flop -

→ delay (D) flip flop.



LectureNotes.in  
Symbol




LectureNotes.in  
Logic diagram using NAND gate


PS	Q <sub>n</sub>	CLK	Input D	Output Q <sub>n+1</sub>	Action/ state
0	1		0	0	
1	1		0	0	Reset
0	1	1	1	1	Set
1	1	1	1	1	
0	X		0	0	NC
1	X		0	1	

## 1 Flip Flop

It's a single control input labelled as T for toggle or triggered FF.



symbol



T flip flop wing  
JK FF

$Q_n$	CLK	T	$Q_{n+1}$	Action
0	↑	0	0	NC
1	↑	0	1	
0	↑	1	0	
1	↑	1	1	Toggle.

operating characteristics of flip flop-

26/09/18


### 1) Triggering of FFS

i) Level triggering < positive level (HIGH)  
negative level (LOW)

when clock pulse goes HIGH, the flip flop is said to level triggered flip flop. when the clock is positive then it is said positive level triggered flip flop.

If FF change its state only when clock is negative (LOW) and then it is called -ve level triggered Flip Flop.

### 2) Edge triggered




a clock pulse goes through two signal transition that, 0-to-1 and return from 1-to-0 as shown.

figure


### 2) Propagation Delay

$t_{phL}$  is measured from the triggering of the pulse high-to-low transition of the output.



triggering pulse high-to-low

defn - The time interval between time of application of triggering s and time of which the output makes a transition is called a propagation delay time. Its range is few ns to 1  $\mu$ s



triggering pulse low-high

race around condition (clock skew and time race)-

In synchronous system the clock signal is applied simultaneously to all the flip flops, but it may undergo varying degree to of delay due to wiring between components and arrival of clock input, this delay is called clock skew.


If the clock's skew is minimal a FF get clocked before it receives new input and the clock pulse is delayed significantly the flip flop may change before the

clock pulse arrived. In these situations we may have a kind of race between two competing signals that are attempting to accomplish effects. This is called time race.


Consider the JK FF, when  $J=K=1$ , if the width of the clock pulse is too long the state of flip flop will keep on changing (toggling)

and at the end of the clock pulse its state will be uncertain. This phenomenon is called race around condition.

### Master-slave flip-flop



Logic diagram



### Truth table -

J Input	K	CLK	Output	Action
0	0	0	$Q_n$	no change
0	1	0	0	Reset
1	0	0	1	Set
1	1	0	$\overline{Q_{n+1}}$	Toggle

The 1st FF is called master as driven by the +ve edge of the clock, the second flip flop is called edge slave and driven by -ve edge.

Therefore when clock input has positive edge the master acts according to its JK inputs but slave do not and when clock input is negative edge the slave & FF copies the master output, so it does not have race around condition.

Downloaded by KIIT Archives (kiiarchives2023@gmail.com)

**Setup time ( $t_s$ )** - The minimum time required for which the control level needs to be maintained constant on the input terminal of the FF to the arrival of the triggering edge of the clock pulse in order to enable FF.

**Hold time ( $t_h$ )** - The minimum time required for which the control level needs to be maintained constant after the arrival of the triggering edge of the clock pulse in order to enable FF.

**$f_{max}$  (max. clock frequency)** - It is the highest frequency at which the FF can be successfully triggering.

**Power Dissipation** - It is the total power consumption of the device.  $P = V_f I$

$$P = V_{cc} \cdot I_{cc}, \text{ mW}$$

**Flip Flop Excitation table** -

**SR truth table**

S	R	$Q_{n+1}$
0	0	$Q_n$
0	1	0
1	0	1
1	1	?

**Excitation table**

PS	NS	Required Input	
		S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

**JK FF truth table**

J	K	$Q_{n+1}$
0	0	$Q_n$
0	1	0
1	0	1
1	1	Toggle

**Excitation table**

PS	NS	Required Input	
		J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

DFF

D	$Q_{n+1}$
0	0
1	1

Excitation table

PS	NS	Required $Q_{n+1}$
0	0	0
0	1	1
1	0	0
1	1	1


TFF

T	$Q_{n+1}$
0	$Q_n$
1	$\bar{Q}_n$

Excitation table

Q	$Q_{n+1}$	T
0	0	0
0	1	1
1	0	1
1	1	0

conversion of FFs -



to convert 1 type to another type we have to obtain the expansion for the input of the existing FF in terms of required FF.

conversion of SR to JK -

external inputs		PS	NS	FF inputs
J	K	$Q_n$	$Q_{n+1}$	S R
0	0	0	0	0 X
0	0	1	1	X 0
0	1	0	0	0 X

0	0	1	1	0
1	0	1	X	0
1	0	1	1	0
1	1	0	0	1
1				

K-map for S & R -

LectureNotes.in


JK	00	01	11	10
0	0	X	0	0
1	1	X	0	1

$$S = \overline{J}K\overline{Q_n}$$

$$S = J\overline{Q_n}$$

JK	00	01	11	10
0	X	0	1	X
1	0	0	1	0

$$R = K\overline{Q_n}$$



logic diagram

Scanned with CamScanner

Downloaded by KIIT Archives (kitarchives2023@gmail.com)

conversion of JK Flip Flop to S-R flip flop -

External

ps

ns

FF Inputs

Inputs		$Q_n$	$Q_{n+1}$	$J$	$K$
$S$	$R$				
0	0	0	0	0	X
0	0	1	1	X	0
0	1	0	0	0	X
0	1	1	0	X	1
1	0	0	1	1	X
1	0	1	1	X	0


k map for J & K -

		R $Q_n$			
		00	01	11	10
$S$	0	0	X	X	0
	1	1	X	X	EX

$J = S$


		R $Q_n$			
		00	01	11	10
$S$	0	X	0	1	X
	1	X	0	X	X

$K = R$



Scanned with CamScanner

J-K to D FF -




This document is available free of charge on

studocu

Downloaded by KIT Archives (kitarchives2023@gmail.com)

0	0	X	1
0	1	0	X
1	0	1	X
1	1	X	0



03/10/2018

### Shift Register -

- 1) A shift register is a set of FFs, suitable for storing binary information.
- 2) An bit register has a group of  $n$  FFs.
- 3) It is a type of sequential circuit and an important building block used in digital system like multiplier, divider, microprocessor, in buffering

### Buffer Register -

- 1) It is a simple register may be used for binary words/binary information.

Scanned with CamScanner

Downloaded by KIIT Archives (kitarchives2023@gmail.com)

### Shift register

→ A no. of flip flop are connected together such data may be shifted into or shifted out of them are called shift register.


The data may be shifted in parallel or serial.

TOPIC 8

The types of shift register are -


- 1) Serial in serial out (SISO)
- 2) Serial in Parallel out (SIPo)
- 3) Parallel in serial out (PISO)
- 4) Parallel in parallel out (PIPO)


Serial in serial out -




Shifted Pulse	$Q_A$	$Q_B$	$Q_C$	$Q_D$	input bit is
0	0	0	0	0	1101
1	1	0	0	0	
2	0	1	0	0	
3	0	0	1	0	
4	0	1	0	1	

Serial in parallel out -





In this type of shift register the bits are entered serially but stored data in the register is shifted in parallel form



The data bits are entered simultaneously into the register in parallel form but data bit are transferred out sequentially.

Serially, the signal shift /  $J_{load}$  allows the data to be entered in parallel form when shift /  $J_{load}$  is HIGH.  $G_1, G_2, G_3$  are disabled and  $G_4, G_5, G_6$  are enabled allowing the data bit to shift right, from one stage to


Scanned with CamScanner

Downloaded by KIIT Archives (kitarchives2023@gmail.com)

Other  $\text{lef}^{\text{t}}$  when shift / load is low, gate  $G_4, G_5, G_6$  are durable whereas  $G_3, G_{42}, G_1$  are enable allowing the data input to appear at the D inputs of the FF. When CLK is applied, these data bits are shifted to the Q output terminals of the FF and therefore the data is available at the output and  $G_9$  gate allows normal shift operation.

Parallel in parallel out -

06/11/2018



Function table

S <sub>1</sub>	S <sub>0</sub>	operation
0	0	NC
0	1	Shift right
1	0	Shift left
1	1	parallel load


Study  
Universal  
Device

This document is available free of charge on studocu

Scanned with CamScanner

Application of Shift Registers-

- 1) Time delay
- 2) Serial / parallel data conversion
- 3) Ring counter
- 4) UART (universal asynchronous Receiver Transmission)



## UART as an interface device

It's a special design interfacing device used to accomplish the communication with external devices either transmitting or receiving. Data receive in serial form and converts it to parallel form and vice versa.

Counter

It's a sequential circuits consist of a set of FFs to count the sequences of the input pulse in digital form. It's also used as frequency divider, timing fun in digital watches and also act as frequency counter and it is classified as Asynchronous and synchronous counter.

- Asynchronous (Ripple counter)      Synchronous [make diff]
- Single and multimod counter (updown)
- modulus counter

Scanned with CamScanner

Downloaded by KIT Archives (kitarchives2023@gmail.com)

Asynchronous

- 1) The FFs are connected in such way that the output of the first FF drives the clock for the second FF and so on.

- 2) for asynchronous all clocks are not clocked simultaneously.

Synchronous

No connection b/w first and second FF and so on.

FFs are clocked simultaneously.


J1 and implementation  
is very simple.

It is very complex.

- 4) main drawback is low speed  
as clock is propagated through  
a no. of FFs.

FFs are clocked  
simultaneously, thus  
propagation delay is  
less thus very fast.



### Asynchronous Counter (Ripple or serial) -



$$\text{Mod} = 2^{n-1}$$
$$n = \text{no. of FFs}$$

The counter

waveform -



properly

An  $n$  bit binary counter repeats the counting sequence for every  $2^n$  clockpulse and has discrete state from 0 to  $2^n - 1$ , state = no. of counter.

Truth table

State	$Q_0$	$Q_{BC}$	$Q_B$	$Q_A$
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1
12	1	1	0	0
13	1	1	0	1
14	1	1	1	0
15	1	1	1	1

It's a up counter

(just study how do  
know whether the  
counter is up or  
down counter)

Scanned with CamScanner

Downloaded by KIT Archives (kitarchives2023@gmail.com)

Ques A binary ripple counter is required to count up-to 16,383<sub>10</sub> decimal counter.

1) How many FFs are required?

2) What is the frequency at the output of MSB?

Soln  $(8.192 \text{ MHz} = \text{clock frequency})$

$$2^n - 1 = 16383 - 16388$$

$$2^n = 16384$$


$$n = 14 \text{ FF}$$

③ Frequency at output stage


$$f_{14} = \frac{f_c}{2^{14}} = \frac{8.192 \text{ MHz}}{2^{14}} = 500 \text{ Hz}$$

# Design of Mod 6 Ripple Counter - (Up counter)

30/10/18



state	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>	states
0	0	0	0	in
1	0	0	1	
2	0	0	1	
3	0	1	0	
4	0	1	1	
5	1	0	0	
6	1	0	1	



This document is available free of charge on studocu  
Downloaded by KIIT Archives (kitarchives2023@gmail.com)

Scanned with CamScanner

## Design of a mod 6 Synchronous Counter (Parallel counter)

no. of FFs required - 3 FFs

state diagram


state assignment

a = 000, b = 001,

c = 010, d = 011

e = 100, f = 101

excitation table -



PS	NS			Excitation Required								
	Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	J <sub>3</sub>	K <sub>3</sub>	J <sub>2</sub>	K <sub>2</sub>	J <sub>1</sub>	K <sub>1</sub>
0 0 0	0	0	1	0	0	1	0	X	0	X	1	X
0 0 1	0	1	0	0	1	0	0	X	1	X	X	1
0 1 0	0	1	1	0	1	1	0	X	X	0	1	X
1 1 1	1	0	0	1	0	0	1	X	X	1	X	1

1	0	0	1	0	1	x	0	0	x	1	x
1	0	1	0	0	0	1	x	0	x	x	1
1	0	1	0	0	0	1	x	0	x	x	1

-Minimization using K map.

$Q_3\ Q_2\ Q_1$		00 01 11 10			
		0	0	1	0
0	0	X	X	X	X
	1	0	1	X	X

$$J_3 = Q_2 Q_1$$

$Q_3\ Q_2\ Q_1$		00 01 11 10			
		0	0	1	1
0	0	X	X	X	X
	1	0	1	X	X

$$K_3 = Q_1$$

$$J_2 = \overline{Q}_3 Q_1$$


$$K_2 = Q_1$$

$$J_1 = 1$$

Scanned with CamScanner


Downloaded by KIIT Archives (kitarchives2023@gmail.com)

- design of circuit -




\* Design of a synchronous BCD counter using JK FF's.  
mod 10 / Decade

a	0	0	0	0
b	1			
c	1			
d	1			



e	1
f	1
g	1
h	1
i	1001



1) no. of Flip Flops -

$$\text{no. of flip flops} = 2^{n-1} \quad N \leq 2^n$$

$$10 \leq 2^4$$

$$n = 4FF$$

2) State diagram - in fig 1 (a)

3) excitation table



PS				NS				Required Excitation							
$Q_4$	$Q_3$	$Q_2$	$Q_1$	$Q_4$	$Q_3$	$Q_2$	$Q_1$	$J_4$	$K_4$	$J_3$	$K_3$	$J_2$	$K_2$	$J_1$	$K_1$
0	0	0	0	0	0	0	1	0	X	0	X	0	X	1	X
0	0	0	1	0	0	1	0	0	X	0	X	1	X	X	1
0	0	1	0	0	1	0	0	0	X	0	X	X	0	1	X
0	0	1	1	0	1	0	1	0	X	0	X	0	1	X	1
0	1	0	0	0	1	1	0	0	X	1	X	X	1	X	1
0	1	0	1	0	1	1	1	0	X	X	0	1	X	X	1
0	1	1	0	1	0	0	0	0	X	X	0	0	1	X	1
0	1	1	1	1	0	0	0	1	X	X	0	X	1	X	1
0	0	0	0	0	0	0	0	X	0	X	1	0	X	1	X
1	0	0	1	-	-	-	-	X	1	0	X	0	X	X	1

1) minimization of K map -

$Q_2 Q_1$	00	01	11	10
$Q_3 Q_4$	00	01	11	10
00	0	1	3	2
01	0	0	0	6
11	4	5	7	6
10	12	13	15	14
01	0	0	1	0
11	X	X	X	X
10	8	9	10	11
11	X	X	X	X

$Q_2 Q_1$	00	01	11	10
$Q_4 Q_3$	00	01	11	10
00	X	X	X	X
01	X	X	X	X
11	X	X	X	X
10	0	1	X	X


$$J_4 = Q_2 Q_2 Q_1$$

$$K_4 = Q_1$$

Similarly solving for others we get

$$J_3 = Q_2 \bar{Q}_1 \quad K_3 = Q_2 Q_1$$


$$J_2 = \bar{Q}_4 Q_1 \quad K_2 = Q_1$$




Scanned with CamScanner

Downloaded by KIIT Archives (kitarchives2023@gmail.com)

### Mod 6 Gray Counter -



	Gray
000	000
001	001
010	011
011	010
100	110
101	111
110	
111	



### excitation table -

PS	NS	Required excitation					
		$J_3$	$K_3$	$J_2$	$K_2$	$J_1$	$K_1$
0 0 0	0 0 1	0	X	0	X	1	X
0 0 1	0 1 0	0	X	1	X	X	1

0	1	0	1	1	0	x	x	0	1	x	
0	1	1	1	0	0	10	x	x	1	x	
1	0	0	1	0	1	x	0	0	x	1	x
1	0	1	0	0	0	x	1	0	x	x	1

$Q_3$	$Q_2 Q_1$	00	01	11	10
0	0	1	3	2	0
1	X	5	7	X	6

$J_3 = Q_2 Q_1$


$Q_3$	$Q_2 Q_1$	00	01	11	10
0	0	1	3	X	X
1	X	5	7	X	X

$K_3 = Q_1$

Similarly,  $J_2 = \overline{Q}_3 Q_1$ ,  $K_2 = Q_1$ ,  
 $J_1 = 1$ ,  $K_1 = 1$

This document is available free of charge on  
 studocu  
Downloaded by KIT Archives (kitarchives2023@gmail.com)

Scanned with CamScanner




logic diagram of mod 6 counter using JK Flip Flops.

\* Design a type D counter that goes through 0, 1, 2, 4, 0.....

The desired state must go to 240 (000) in next clock.

(Question is based on lock out condition)



PS	NS	$D_3$	$D_2$	Excitation
000	001	0	0	1
001	010	0	1	0
010	100	1	0	0

100	000	000
-----	-----	-----

excitation table

$Q_2 Q_1$		00	01	11	10
$Q_3$		0	1	3	2
0	0	0	0	1	
1	0	4	5	7	6

$$D_3 = \overline{Q_3} Q_2 \overline{Q}_1$$

$Q_2 Q_1$		00	01	11	10
$Q_3$		0	1	3	2
0	0	1	0	0	0
1	0	0	0	0	0


$$D_1 = \overline{Q}_3 \overline{Q}_2 \overline{Q}_1$$

$Q_2 Q_1$		00	01	11	10
$Q_3$		0	1	3	2
0	0	1	0	0	0
1	0	0	0	0	0


$$D_2 = \overline{Q}_3 \overline{Q}_2 Q_1$$

Scanned with CamScanner

Downloaded by KIIT Archives (kitarchives2023@gmail.com)



LectureNotes.in



logic diagram of type D counter that goes through states 0, 1, 2, 4, 0, ...

31/10/18

Lock-out condition -

when counter is switch on, during counting the counter may find itself in same invalid state. Subsequent pulses may cause the counter to move from one unused states to another state, the counter may never come to a valid state so counter becomes useless.


31/10/18

## Finite State Machine Model (FSM) - [ Sequential circuit Part I ]

i) It is an abstract model describing the synchronous sequential machine.

ii) Those machine whose past history can affect their future behaviour only in a finite no. of ways. Hence called FSM. It is represented by

- I) Moore Model / circuit - output depends only on present state of FF.
- II) Mealy Model / circuit - NS of FFs as well as mealy circuit it is both PS and input state.



State table -

PS	NS, G/P I/P X
----	------------------

PS	NS I/P(x)	O/P
		x=0    x=1
		(2)

	$x=0$	$x=1$
a	a, 0	b, 0
b	b, 1	c, 0
c	d, 0	d, c, 1
d	d, 0	a, 1


Mealy circuit's  
table

a	a	b	0
b	b	c	0
c	d	c	1
d	a	d	0

Moose table

Scanned with CamScanner

Downloaded by KIT Archives (kitarchives2023@gmail.com)



PS	NS		Output	
	$x=0$	$x=1$	$x=0$	$x=1$
a	a	b	0	0
b	c	b	0	0
c	a	a	0	1

assign  
 $a = 0, 0$   
 $b = 0, 1$   
 $c = 1, 0$

excitation table -

PS	Input		NS		Output	Required Excitation	
	x	y	$x'$	$y'$		$D_x$	$D_y$
0	0	0	0	0	0	0	0
0	0	1	0	1	0	0	1
0	1	0	1	0	0	1	0
0	1	1	0	1	0	0	1

1	0	0	0	0	0	0	0
1	0	1	0	0	1	0	0


x	00	01	11	10
0	0	0	0	1
1	0	0	X	X

x	00	01	11	10
0	0	1	1	0
1	0	0	X	X

$$Dy = x\bar{x}$$


x	00	01	11	10
0	0	0	0	0
1	0	1	X	X

$$z = x\bar{x}$$



PS	NS		z
	$x=0$	$x=1$	
a	a	b	0 0
b	c	b	0 0
c	a	b	0 1

\* Design of a sequence detector of 1010



$A = '-'$  seen

$B = '1'$  seen

$C = '10'$  seen

$D = '101'$  seen

Let

$A = 00$


$B = 01$

$C = 10$

$D = 11$

$A \neq C$  if it receives '0' the sequence is 100 which is not part of valid sequence and can not be used to start so machine goes to initial state A to search for the sequence

at D if it receives '1' the last 4 bit is 101 which is not a valid sequence, since overlapping is permitted the machine will utilizes 10 the last 2 bits to get another sequence 10 10



state table

PS	NS	
	$x=0$	$x=1$
A	A, 0	B, 0
B	C, 0	B, 0
C	A, 0	D, 0
D	C, 1	B, 0

transition table -

PS	NS		Output	
	$x=0$	$x=1$	$x=0$	$x=1$
$A \rightarrow 00$	00	01	0	0
$B \rightarrow 01$	10	01	0	0
$C \rightarrow 10$	00	11	0	0
$D \rightarrow 11$	10	01	1	0

Excitation table -

PS $y_1, y_2$ $Q_2, Q_1$	Input $x$	NS	IP to PFS $D_1, D_2$	Output $z$
00	0	00	0 0	0
00	1	01	0 1	0
01	0	10	1 0	0
01	1	01	0 1	0
10	0	00	0 0	0
10	1	11	1 01	0
11	0	10	1 0	1

1 1 | 1 | 0 1 | 0 1

Scanned with CamScanner

Downloaded by KIIT Archives (kitarchives2023@gmail.com)

K Map for D<sub>1</sub> and D<sub>2</sub>


		00	01	11	10
		0	0	0	1
		1	1	0	1
$y_1$	$y_2 z$				

		00	01	11	10
		0	0	1	0
		1	0	1	0
$y_1$	$y_2 z$				

LectureNotes.in  
 $D_1 = y_2 \bar{z} + y_1 \bar{y}_2 z$

$D_2 = z$

Output -  $y_1 y_2 \bar{z}$



logic diagram of the sequence (1010) detected & using D FlipFlop



Rule

Mealy model

08/11/18

- 1) For non OL the last bit to the result.
- 2) For 1 bit OL, compare the last bit to 1 bit state -
- 3)

sequence detector (1011) -



overlapping

state table

PS	NS	
	$x=0$	$x=1$
A	A, 0	B, 0
B	C, 0	B, 0
C	A, 0	D, 0
D	C, 0	B, 1

transition table -

PS	NS		Output
	$x=0$	$x=1$	
A $\rightarrow$ 00	00	01	0 0
B $\rightarrow$ 01	10	01	0 0
C $\rightarrow$ 10	00	11	0 1
D $\rightarrow$ 11	10	01	0 1


excitation table -

PS	Input	NS	Input of FF D <sub>1</sub>	Input of FF D <sub>2</sub>	Z
00	0	00	0	0	0
00	1	01	0	1	0
01	0	10	1	0	0
01	1	01	0	1	0
10	0	00	0	0	0
10	1	11	1	0	1
..	..	..	0	1	..


Same for  $D_1 = y_2\bar{x}_1 + y_1\bar{y}_2x \quad D_2 = x$

$$\text{output}(z) = y_1y_2x$$

Sequence detector (1011) using non overlapping-



Sequence detector (101) Moore model -



PS

NS



Z

 $x=0$  $x=1$ 

A	A	B	0
B	C	B	0
C	A	D	0
D	C	B	1


14/11/18

Ring counter-



	$Q_1$	$Q_2$	$Q_3$	$Q_4$	After clock pulse
1	0	0	0	0	1
2	0	1	0	0	1
3	0	0	1	0	1
4	0	0	0	1	1
5	1	0	0	0	1
6	0	1	0	0	1
7	0	0	1	0	1
8	0	0	0	1	1

Twisted Ring counter (Johnson counter)-



Scanned with CamScanner

Downloaded by KIIT Archives (kiiarchives2023@gmail.com)

X+

N bit  
for ring counter, can count only N bits but in twisted ring counter, N FF can have  $2^N$  unique states and can count upto  $2^N$  pulses. So it is called mod- $2^N$  counter.

## Logic families

IC's are fabricated using various technologies such as TTL, ECL, IIL, which are by bipolar transistors such as MOS and CMOS

technology are unipolar MOSFET, FET, BJT  $\rightarrow$  bipolar

TTL - T<sup>2</sup>L - Transistor-Transistor logic

ECL - Emitter coupled logic

IIL - Integrated Injection logic

MOS - Metal Oxide Semiconductor


CMOS -

power dissipation -  $P_D = V_{CC} \times I_{CC}$

### Characteristics of ICs -

- 1) power dissipation
- 2) propagation delay
- 3) threshold voltage - the voltage at which the input of a gate that changes the state of a output.
- 4) Fan-in
- 5) Fan-out
- 6) Noise margin

" output " " Also called  
 Nodding factor of a logic gate, and is defined as the  
 max. of load that the output of the gate can drive  
 without affecting its normal operation.




noise margin - the noise immunity of a logic circuit is the circuit's  
 ability to tolerate noise voltage as its input. A quantitative  
 measure of immunity is called noise margin.

operating temp. of ICs =  $0-70^{\circ}\text{C}$  - commercial  
 $0-85^{\circ}\text{C}$  - industrial  
 $-55^{\circ}\text{C} - 125^{\circ}\text{C}$  - Defence

### Transistor-Transistor (TTL or T<sup>2</sup>L) logic

→ It is commonly used bipolar digital ICs family.

#### Two Input TTL Nand gate



Scanned with CamScanner

Downloaded by KIIT Archives (kitarchives2023@gmail.com)

case I - When both inputs A, B is high the base-emitter junction  
 of Q1 are reverse bias so current flows to the  
 emitter as in the collector base junction is forward biased.

ope

that makes  $Q_2$  turn on.

towards the base of  
current from  $Q_2$  also flows into  $Q_4$  so  $Q_4$  turns on.

therefore  $Q_3$  is off and  $V_o$  is its lower level low level,  
so output is logic 0.

Case II - When A & B both are low the base junction is  
forward biased and collector base junction is reverse  
biased of  $Q_1$  therefore current flows to the ground

to  $Q_1$  and the base of  $Q_1$  is 0.7V that makes  $Q_2$  off.

when  $Q_2$  is off  $Q_4$  does not get the required base  
biased voltage

derived voltage so  $Q_4$  is off & so  $Q_3$  is on the  
output voltage  $V_o$  is given by


$$V_o = V_{cc} - R_1 V_{R2} - V_{BE2} - V_D$$
$$= 3.4 \text{ to } 3.8 \text{ V, which is logic 1.}$$


$$V_o = V_{cc} - V_{R2} - V_{BE3} - V_D$$

so circuit acts as two input NAND gate.

open collector TTL NAND Gate-

15/11/18





External pull-up transistor

In order to get proper high or low logic levels and external pull transistor is connected to  $V_{CC}$  from  $Q_4$ , and the output is at the collector of  $Q_4$  so name as open collector. When  $Q_4$  is off the output is pulled to  $V_{CC}(1)$  through  $R$ .

When  $Q_4$  is ON, the output is connected near ground.

Therefore the value of  $R$  must be chosen when 1, gets output to low and while others are high.

### Emitter coupled Logic (ECL)-

It is also called current mode logic and is the fastest in all the logic families. It uses BJTs that are coupled at their emitters. It operates on the principle of current switching where by a fixed bias current less than  $I_C$  (saturation) is switched from one transistor's collector to another. Its main drawbacks are:

- 1) high cost
- 2) low noise margin &
- 3) high power dissipation.

Scanned with CamScanner

Downloaded by KIIT Archives (kitarchives2023@gmail.com)

- advantages -
- 1) never saturates
  - 2) switching speed is higher
  - 3) large fanout
  - 4) logic levels are negative
    - 0.9 V for logic 1
    - 1.7 V for logic 0

## ECL OR/NOR gate





Fig - circuit diagram of ECL OR/NOR gate

Symbol.

OR			NOR		
A	B	Y	A	B	Y
0	0	0	0	0	1
0	1	1	0	1	0
1	0	1	1	0	0
1	1	1	1	1	0

transistor Q<sub>2</sub> and Q<sub>1A</sub> → form differential amplifier

Q<sub>3</sub> and Q<sub>4</sub> → are emitter followers

(Phase is same)

when A & B are low (-1.7V) Q<sub>2</sub> is more FB than Q<sub>1</sub> so Q<sub>3</sub> is ON and Q<sub>1A</sub> is off. The value of R<sub>2</sub> is such that the current flowing through Q<sub>2</sub> puts the collector of Q<sub>2</sub> about -0.9V therefore the Q<sub>2</sub> is at (-0.9 - 0.8) = -1.7V so OR gate is low.

As the base current Q<sub>3</sub> passing through R<sub>1</sub> is very

Q1 collector current is about  $(-0.1V - 0.8V) = -0.9V$


that is the NOR output which is logic 1.

When A and B are high or both A is high & B is high the corresponding transistors are not on and they are more than Q2 so Q2 is off, Q1 is on so collector of Q1A & Q1B are at  $-0.9V$  which makes NOR output  $-0.9 - 0.8V = -1.7V$  which is logic 0.

Similarly only small base current of Q4 flows through R2 so collector of Q4 is at  $-1 - 0.8 = -0.9V$  which is logic 1.

As thus per the given circuit the circuit would work as AND as OR and NOR.

CMOS Inverter - (Complementary MOS) - These families are faster in operation and consume less power but fabrication process is complicated.



Scanned with CamScanner

Downloaded by KIT Archives (kitarchives2023@gmail.com)

It consists of a N-MOS transistor Q1 and P-MOS Q2 the input connected to common gate and output is taken from drain. The gate voltage is connected to the source of Q2 and source of Q1 is grounded.

$$\text{Q1 } V_{in} = 0V$$

$$V_{GS2} = -5V$$

I/P

$$V_{GS1} = 0V$$

so  $Q_2 = ON$  &  $Q_1$  is OFF

output  $V_{out} = 5V$  (logic 1)

②

$$V_{in} = 5V$$

$$V_{GS2} = 0V$$

$$V_{GS1} = 5V$$

so  $Q_1 = ON$  &  $Q_2$  is OFF

so


$$V_{out} = 0V \text{ so (logic 0)}$$

LectureNotes.in


the input is  
from  
ace of

Analog  $\rightarrow$  digital (ADC) & Digital analog converter

DAC



Digital System



$$\% \text{ Resolution} = \frac{\text{Step size}}{\text{Full scale}} \times 100\%$$



Full scale = No. of steps  $\times$  Step size

$$\begin{aligned}\% \text{ Resolution} &= \frac{\text{Step size}}{\text{No. of steps} \times \text{Step size}} \times 100\% \\ &= \frac{1}{\text{No. of steps}} \times 100\%\end{aligned}$$

$$\% \text{ Regulation} = \frac{1}{2^N - 1} \times 100\%$$

(Q) For 6 bit DAC find Regulation.

\*  $\% \text{ Resolution} = \frac{1}{2^6 - 1} \times 100\%$

$$= 1.587\% \quad \underline{\text{ans}}$$

Scanned with CamScanner

Downloaded by KIT Archives (kitarchives2023@gmail.com)

## DAC

- \* A 6-bit DAC has step size of 50mV. Determine Full Scale O/P voltage and % age of resolution.


$$\text{Full scale} = \text{No. of steps} \times \text{Step size}$$

$$\Rightarrow \text{no. of steps} = 2^N - 1 = 2^6 - 1 = 63$$

$$\text{Full scale} = 63 \times 50 \text{ mV} = 3.15 \text{ V}$$

$$\% \text{ Resolution} = \frac{1}{63} \times 100 = 1.587\%$$


④ The R-2R Ladder type DAC -



$$V_{out} = E \left[ \frac{2R}{2R+2R} \right] = \frac{E}{2} = 2.5 \text{ V}$$

- The operation -

case 1000



$$\text{case } 0100, \quad n=2, \quad V_{out} = \frac{E}{4}$$

$$0010, \quad n=1, \quad V_{out} = \frac{E}{8}$$

$$0001, \quad n=0, \quad V_{out} = \frac{E}{16}$$


general eq<sup>n</sup> -

$$V_{out} = \frac{E}{2^{n-n}}$$

N = total no. of bit

n = bit position

② weighted Resistor type DAC -



→ op-amp adds and inverts

$$V_{out} = - \left[ D_3 + \frac{D_2}{2} + \frac{D_1}{4} + \frac{D_0}{8} \right] \times \frac{R_f}{R}$$

$D_3$  is amplified by  $\frac{R_f}{R}$

$D_2$  " " by  $\frac{R_f}{2R}$

$D_1$  " "  $\frac{R_f}{4R}$

$D_0$  " "  $\frac{R_f}{8R}$

Scanned with CamScanner

Downloaded by KIT Archives (kitarchives2023@gmail.com)

Ques what will be the output voltage caused by logic 1, in each bit position in an 8 bit ladder if the input voltage for 0 is zero volt and for 1 is 10 volt.

$$D_F = \frac{E}{2^{N-1}}$$

$$D_F = \frac{E}{2^{N-n}}$$

10000000

$$D_7 = \frac{E}{2^{8-7}} = E/2 = 5 \text{ V}$$


$$D_6 = \frac{E}{2^{8-6}} = \frac{10}{4} = 2.5 \text{ V}$$

$$\begin{array}{c|c|c} & 1 & \\ \hline & | & \\ \hline \end{array}$$

$$D_0 = \frac{E}{2^{8-0}} = \frac{E}{2^8} = \frac{10}{256} = 0.039 \text{ V}$$

## ADC

① The counter type ADC - also called Digital Ramp ADC - ✓



$$\% \text{ Resolution} = \frac{\text{FSR}}{2^N} \rightarrow (\text{full scale reading})$$

$N = \text{no. of bits in a counter.}$