


Computer: A computer is an electronic device that accepts inputs from the outside world and processes them according to some predefined instructions and produces output for the outside world.





Organisation

It is concerned with the way the hardware components operate and the way they are connected together to form the computer.

Architecture

It is concerned with the structure and the behaviour of the computer as seen by the user. It includes instruction formats, instruction set and techniques for addressing memory.



Types of computers:

Computers are differ in size, construction, computational power and intended use.

- i) Personal computer or desktop: Generally used for personal use
- ii) Portable Notebook Computer: Famous for its portable nature
- iii) Workstation: Generally used in business purpose with high memory and computational capabilities.
- iv) Enterprise Systems: Generally used for business purpose to process medium to large data and it has much more computing power.
- v) Server: It contains sizeable database storage units and also capable of handling large volumes of data.
- vi) Super computers: Super computers are used for large scale numerical calculations / computations and required in applications such as weather forecasting and aircraft design and simulation.

* The maximum number of bits a processor can fetch or process in a single fetch that is called 'Word'.

32 bits processor means each ~~processor~~ memory stores 32 bits.

1 byte \rightarrow 8 bits

$$2^3 = 8$$

1 Nibble \rightarrow 4 bits

$$2^4 = 16$$

:

$$2^{10} = 1024 \rightarrow 1K$$

$$2^{20} = 1K \times 1K \rightarrow 1M (1 \text{ Mega})$$


$$2^{30} = 1G (1 \text{ Giga})$$

$$2^{40} = 1T (1 \text{ Tera})$$

:

Q A processor is connected to a 128×32 memory module. What is the width of address and data bus?

Ans:



Suppose,

No. of bits $\rightarrow 3$

Total locations $\rightarrow 2^3 = 8$


3 \rightarrow Address bus

8 \rightarrow Data bus

37 bits are required
to represent a address

27

{



each location holds
32 bits of
data

$$\text{Here, total locations} = 12864 = 2^7 \times 2^{30} = 2^{37}$$

Width of address bus = 37

Width of data bus = 32

So total data stored

in the processor

$$= (2^{37} \times 32) \text{ bits}$$

$P \rightarrow M$ processor is giving address to memory (unidirectional)

$P \leftarrow M$ Processor & memory exchanging data

Data bus cannot be decoded

Width of address bus = No. of wires coming from the processor to provide address to memory

Processor

Major components of processor are:

i) CPU

ii) ALU

iii) Register set (R_0 to R_{n-1})

iv) Control Unit

One instruction contains so many microoperations and each of the microoperation or microexecution needs a clock pulse.

The instruction should be fetched once from the primary memory and then it should be stored into cache memory.

Registers have small memory capacity but it is very fast so its the fastest and smallest memory. If the data is inside the registers instead of memory, CPU is very fast.

Control Units job is to control and coordinate all the activities inside the system.

$$\text{Kilo} \rightarrow 10^3 \quad \text{Mega} \rightarrow 10^6 \quad \text{Giga} \rightarrow 10^9$$


4 bitz processor meant to complete one instruction, the no. of clock pulses generated in every second will be $= 4 \times 10^9$

Q One instruction requires 7 clock cycles to complete its execution. How much time is required for the instruction if the processor speed is 5 GHz?

5×10^9 clock pulses are generated in 1 second

$$\begin{array}{ccccccccc} 1 & " & " & " & " & " & " & " & \frac{1}{5 \times 10^9} \\ \therefore 7 & " & " & " & " & " & " & " & \frac{7}{5 \times 10^9} \\ & & & & & & & & = 1.4 \times 10^{-9} \\ & & & & & & & & = 1.4 \text{ ns} \end{array}$$

(Programmer visible register that can be used as operands in instruction)



1. Program Counter (PC)
2. Memory address register (MAR)
3. Memory data register (MDR)
4. Instruction register (IR)
5. Stack pointer (SP)

Each register has a particular work and these are the pillars of processor.

Always left → right

ADD R₀ R₁ → R_{0+R_1} and the result will be stored in R₁

ADD R₁ R₀ →

PC will give the instruction address of the instruction and it will be passed to MAR. After each passing the address will be incremented. PC can store the address of instruction and data. PC means program counter. It stores the address of the instruction at the primary memory.

MAR contains the address of memory locations from where any read or write operation is going to take place.

After reading all the operations all the data and instructions should be stored into the MDR but if its an instruction it will be moved to IR. If its a data, then after storing into MDR it will be directly moved to the control unit (CU).

Before storing anything into MDR, the memory will read and after the completion the MFC (memory function control) confirms the CU and then it stores into MDR.

Opcode	Operand
--------	---------

The instructions stored in the IR will be then decoded by a decoder circuit and separate the opcode and operand. Then it will check if all the operands are stored in the general registers (R_0 to R_{n-1}) or not. If its stored in an outside accumulator or memory then the particular address should be fetched which will be time taking.

Whatever number of bits are required to represent a memory address will be same for the content stored inside PC because we already know that PC holds the address of the next instruction to be executed.

- MDR

It contains the data that is being read from the memory or data that is being written into the memory during write operation.

PC


MAR

- (i) PC holds the address of the next instruction.
- (ii) MAR holds address of the instruction or data into the memory

Whenever read or write operation is going on (memory is busy) the PC doesn't rest, it sends the address of the current instruction to the ALU and increments the address which is the next instruction address.

Stack Pointer (SP):

It points to the top of the stack. Stack goes downward in the memory for 'push' operation
SP is decremented and the 'pop' operation SP is incremented after the operation.




Control Unit (CU):

Control Unit will generate various signal of appropriate time so that one complete activity can be performed in a well behaved manner.

General purpose registers (R₀ to R_{n-1}):

These are programmer visible registers or general purpose registers. Visible registers that can be used as operand in an instruction.

Q How instruction is executed into the processor:



One complete instruction execution is called instruction cycle. Instruction cycle consists of:

- i) Fetch the instruction (from memory) pointed by PC into IR
- ii) Decode the instruction.
- iii) Fetch the operands from memory if required (No need for general registers).
- iv) Execute the instruction.
- v) Store the results into the memory if required. (In case it is connected to any output device like printer then its not required)

① FETCH THE INSTRUCTION POINTED BY PC INTO IR

a) Content of PC [PC] is going to MAR

b) Control Unit will generate Read signal


c) Wait for MFC (memory function complete) to complete

d) Content of MDR [MDR] will be transferred to IR

} Instruction cycle

② DECODE THE INSTRUCTIONS

Decoder is connected to IR hence the instruction is decoded immediately and what is the operation to be performed is found out (opcode). Decoder is connected to the control unit (CU) and IR is connected to the decoder.



$$[R_1] + [R_2] \rightarrow [R_2]$$

ALU will perform the addition on the contents of R₁ and R₂ and the result of addition will be stored in R₂.

- Steps
- 1) [PC] = MAR
 - 2) Generate Read Signal
 - 3) Wait for MFC (memory fine to complete)
 - 4) PC will be incremented [PC+1] will be incremented by 1
 - 5) [MDR] \rightarrow IR
 - 6) Decode the instruction
 - 7) Execute the instruction

② ADD A, R₁ where A is the memory location and it is numeric

Steps

- 1) [PC] = MAR
- 2) Generate Read Signal
- 3) Wait for MFC
- 4) PC will be incremented [PC+1]
- 5) [MDR] \rightarrow IR
- 6) Decode the instruction
- 7) Fetch the operand stored at memory location A.

Sub steps

- i) Address part of IR goes to MAR [IR \rightarrow MAR] (Data bus is connected to MDR so the data will come to MDR at first)
- ii) Generate the read signal
- iii) Wait for the MFC
- iv) [MDR] \rightarrow Input of ALU



- 8) Execute the instruction ALU will perform the addition on the [Memory location A] and R₁ and the result is stored into R₁

Q How many times the memory is referred to execute the instruction ? ADD A, R_i

One memory reference means once you give an address in MAR then till the data comes in MDR then the whole sequence is referred as memory reference.

Memory reference is 2 for the instruction ADD A, R_i

- to fetch the instruction
- to fetch the operand from memory location A.

Q ADD R_i, A

- 1) [PC] = MAR
- 2) Generate Read Signal
- 3) Wait for MFC
- 4) PC will be incremented [PC+1]
- 5) [MDR] → IR
- 6) Decode the instruction
- 7) Fetch the operand stored at memory location A
 - i) Address part of IR goes to MAR
 - ii) generate the Read Signal
 - iii) Wait for MFC
 - iv) [MDR] → input of ALU
- 8) Execute the instruction
- 9) ALU will perform the addition on the contents of memory location A and R_i
- 10) Store the result into memory location A
 - i) Address part of IR → MAR
 - ii) Result of ALU → MDR
 - iii) CU generates 'write' signal
 - iv) Wait for MFC

Value of memory reference is 3


- to fetch the instruction
- to fetch the operand from memory location A
- to store the result into memory location A

Q A processor is connected to a $4\text{K} \times 32$ bit memory. A program is kept in 100th location (100th address of memory) and maximum length of each instruction of the memory is of 32 bits. Then find out size of MAR, MDR, IR and also the content of PC?

$$4\text{K} \times 32 \text{ Bit} \quad 1 \text{ byte} = 8 \text{ bit}$$

$$= 4\text{K} \times 4 \text{ bytes}$$

$$= 16\text{KB} \text{ (primary memory size)}$$



Each Location is of 32 bits and

each of them can store 4 bytes [32 bits are required to represent total no. of memory location one address]

Address bus

$$[\text{PC}] = 100 \rightarrow |\text{MAR}| = 32$$

[] → content

$$\rightarrow |\text{MDR}| = 32$$

| | → length

Data bus

$$|\text{IR}| = 32 \quad (\text{As MDR is connected to IR})$$

Q A processor has 48 bit instructions composed of 2 fields. The first 2 bytes contain the opcode and the remainder contain memory operand address. How many bits are needed for the PC and the IR?

Instruction \rightarrow Opcode → 16 bits } both stored in IR
 \rightarrow Operand → 32 bits

So the no. of locations = 2^{32} with each location of 4 bytes.

$$\text{No. of bits required for IR} = (16+32) = 48 \text{ bits}$$

$$\text{No. of bits required for PC} = 32 \text{ bits}$$

Since IR contains entire instruction

PC contains the address of instruction and the address of instruction = 32 bit.

A 32 bit address of instruction
is divided into two parts:
1. Address of instruction
2. Address of memory

Performance

The most important measure of the performance of a computer is how quickly it can execute program.

Each program contains so many instructions.

Each of the instructions means one assembly language

Performing,

3rd step of 1st instruction

2nd step of 2nd "


1st " " 3rd "

} Parallel Operation or pipelining
to boost up the performance
using multi bus (harvard architecture)

Architecture is always constant, you are just improving the technology by improving the performance.

Three factors improve the performance:

- i) Hardware design
- ii) Instruction set
- iii) Compiler



Single bus architecture : (Van Neumann)

Clock :

i) Processor circuits are controlled by a ~~time~~ timing signal called a clock

ii) The clock defines regular time interval called clock cycle

iii) To execute a machine instruction, the processor divides the action to be performed into a sequence of basic steps such that each step can be completed in one cycle.

Clock state

$$\text{clock rate } (R) = \frac{1}{P} \text{ Hz} \quad P \rightarrow \begin{array}{l} \text{length of 1 clock} \\ \text{cycle.} \end{array}$$

= No. of clock
cycles per second

■ Basic Performance Equation

$$T = \frac{Ns}{R}$$

T = Processor time required to execute a program that has been prepared in a high level language.

N = No. of actual instructions needed to complete the execution of a program. Some instructions may be executed more than once.

$R = \text{clock rate}$

s = Average number of basic steps needed to execute one machine instruction. Each steps completed in 1 clock cycle.

Execution time of a program (T)

To improve T means reducing N means if source program is compiled into fewer instructions.

To improve T means reducing S means if instruction have smaller no. of basic steps to perform.

To improve T means increasing R means using a high frequency clock.

Q System has 8 MHz processor. One instruction takes 7 clock cycles to be executed. What is the time required to complete one instruction?

8 MHz processor means 8 mega cycles are generated per second

$$8 \text{ MHz} = 8 \times 10^6 \text{ clock cycles are generated in } 1 \text{ sec}$$

1 " " " " " $\frac{1}{8 \times 10^6}$ sec
 7 " " " " " $\frac{7}{8 \times 10^6}$ sec
 $= 0.75 \times 10^{-6} \text{ sec}$
 $= 0.75 \mu\text{s}$

RISC

- Processor with simple instructions are called reduced instruction set computers.
- Reduced instruction takes one clock cycle.
- Only LOAD and STORE instructions have memory reference.
- Supports pipeline.
- It requires more of WPR.
- In case of simple program code size is small. Program size is large.

CISC

- Processor with complex instructions are called complex instruction set computers.
- Complex instructions take multiple clock cycle.
- Many instructions can have memory reference.
- Doesn't support pipeline.
- It requires few numbers of WPR.
- It emphasizes on hardware technology.
- It emphasizes on software techniques.


Von Neumann Architecture

John Von-Neumann has invented a machine in institute of advance studies in 1945 - 1952 which is named as stored program digital computer or Von-Neumann architecture.

Stored program digital computer is one that keeps its program and data in RAM. Before to this machine there were program controlled computers were present.

There are 4 subsystems in Von Neumann architecture

- (I) Memory
- (II) Input / Output
- (III) ALU
- (IV) CU




Here single bus is used to connect different components.

The earlier computing machine had fixed programs or disc calculations. The idea of stored programs replaced the fixed program concept by creating instruction set architecture.

Disadvantages

- In stored program computers, the manufacturing program can damage its own program, others program and also OS.
- The separation b/w CPU and memory by using a single bus will limit the communication path between processor and memory.

Harvard Architecture



It is a computer architecture with physically separate storage and signal path for interconnection and data.

- Instructions are stored in punch card and data is stored in electro-magnetic counters.
- Size of instruction memory is more than the data memory.
- In this architecture, program and data read simultaneously from the program memory and data memory. Thus it is faster.

Processor Clock

Processor circuits are controlled by a timing signal called clock. If p is the clock cycle then clock rate.

$$R = 1/p$$

* A processor operates on a frequency. If we know the frequency then we will find the clock cycle time or time period or clock cycle using $T = 1/f$ or $f = 1/T$.

$$1 \text{ KHz} = 10^3 \text{ Hz} = 1 \text{ millisecond}$$

$$1 \text{ MHz} = 10^6 \text{ Hz} = 1 \text{ micro second}$$

$$1 \text{ GHz} = 10^9 \text{ Hz} = 1 \text{ nano second}$$

If the frequency of processor is 1 KHz , then clock cycle is equal to $1/10^3$ or $10^{-3} \text{ sec} = 1 \text{ ms}$

Q A system has 100 MHz processor. A program contains 50 instructions. Each instruction takes 10 clock cycles. Find out the performance of the system?

$$T = \frac{N \times S}{R} = \frac{50 \times 10}{100 \times 10^6} = 5 \times 10^{-6} \text{ sec} = 5 \mu\text{s}$$

$$\text{Performance} = \frac{1}{T} = \frac{1}{5 \times 10^{-6}} = \frac{1}{\text{CPU execution time}} = 0.2 \text{ MHz}$$

Q There are two systems. Both are executing a program. One system has 100 MHz processor. Program contains 100 instructions. Each instruction takes 10 clock cycles (cc). Other system has 150 MHz processor. Program contains 50 instructions and each instruction takes 25 cc. Which system is better in performance?

$$\text{Performance of computer 1} \left(\frac{1}{T_1} \right) = \frac{R}{N \times S} = \frac{100 \times 10^6}{100 \times 10} = 10^5 \text{ Hz}$$

$$\text{Performance of computer 2} \left(\frac{1}{T_2} \right) = \frac{150 \times 10^6}{50 \times 25} = 1.2 \times 10^5 \text{ Hz}$$

Total no. of clock pulses required by a program = $N \times \text{CPI}$

No. of instruction in a single program




clock cycles per instruction

Pipelining

Execution of each program parallelly done to speed up the system


Execution of each instruction is passed through different stages sequentially that is -

- i) Fetching (IF)
- ii) Decoding (ID)
- iii) Executing (EX)
- iv) Write Back (WB)



Von Neumann Architecture

(Total clock pulse → 12)



Harvard Architecture
(Total clock pulse → 6)

A substantial improvement in performance can be achieved by overlapping the execution of successive instructions using a technique called Pipelining.

Q Difference b/w RISC and CISC

RISC

- (i) Port size is large
- (ii) No. of basic steps of an instruction is less
- (iii) It supports pipelining
- (iv) It takes one clock cycle
- (v) LOAD and STORE commands are memory references
- (vi) Requires more no. of general purpose registers

CISC

- (i) Port size is small
- (ii) No. of basic steps of an instruction is more
- (iii) It ~~supports~~ doesn't support pipelining
- (iv) It takes multiple clock cycle
- (v) Many commands are memory references
- (vi) Requires less no. of general purpose registers

Instruction Set:

- (i) Reduced Instruction Set Computers (RISC)
- (ii) ~~Reduced~~ Instruction Set Computers (CISC)
Complex

CPU Organisation :

- i) Single Accumulator Organisation (One Address Instruction)
- ii) General register Organisation (Two & Three Address Instruction)
- iii) Stack Organisation (Zero Address Instruction)

$$X = (A + B) * (C + D)$$

• 3 Address Instruction

ADD R1,A,B // $R_1 \leftarrow \text{Mem}[A] + \text{Mem}[B]$
ADD R2,C,D // $R_2 \leftarrow \text{Mem}[C] + \text{Mem}[D]$
MUL X,R1,R2 // $X \leftarrow \text{Mem}[R_1] * \text{Mem}[R_2]$

The order of operands vary from architecture to architecture

• 2 Address Instruction

MOV R1,A // $R_1 \leftarrow \text{Mem}[A]$
ADD R1,B // $R_1 \leftarrow [R_1] + \text{Mem}[B]$
MOV R2,C // $R_2 \leftarrow \text{Mem}[C]$
ADD R2,D // $R_2 \leftarrow [R_2] + \text{Mem}[D]$
MUL R1,R2 // $R_1 \leftarrow [R_1] * [R_2]$
MOV X,R1 // $X \leftarrow [R_1]$

Super Scalar Operations

- * Multiple functional units are used so the multiple instructions can be executed parallelly.
- * A higher degree of concurrency is achieved for. Multiple instruction pipelines are implemented.

One Address Instruction

This is accumulator based. Accumulator is also one of the general purpose registers that is R0 to Rn. This uses accumulator register for all data manipulation. Here accumulator is assumed to be one of the operands for all instructions.

LOAD: We are using LOAD to fetch the data from memory into accumulator.

STORE: From accumulator to memory


$$X = (A+B) * (C+D)$$

LOAD A	// Acc. \leftarrow Mem [A]
ADD B	// Acc \leftarrow [Acc] + Mem [B]
STORE T	// Mem [T] \leftarrow [Acc]
LOAD C	// Acc. \leftarrow Mem [C]
ADD D	// Acc \leftarrow [Acc] + Mem [D]
MUL T	// Acc \leftarrow [Acc] * Mem [T]
STORE X	// Mem [X] \leftarrow [Acc]

Zero Address Instruction

pop operation \rightarrow Address will increase downwards

push operation \rightarrow Address will decrease upwards



$$\text{Mem}[\text{top}+1] + \text{Mem}[\text{top}] \rightarrow \text{Mem}[\text{top}+1] (A+B)$$

$$\text{Mem}[\text{top}+1] - \text{Mem}[\text{top}] \rightarrow \text{Mem}[\text{top}+1] (A-B)$$

$$\text{Mem}[\text{top}] - \text{Mem}[\text{top}+1] \rightarrow \text{Mem}[\text{top}+1] (B-A)$$

A stack organised computer doesn't use the address field for the instructions like ADD, SUB, XOR, OR. Operand is specified only for PUSH, POP operations. The top 2 contains from the stack is popped out and the operation is performed and their result is pushed back onto the stack.

PUSH A // Stack [top] \leftarrow Mem [A]

PUSH B // Stack [top] \leftarrow Mem [B]

ADD // Stack [top+1] \leftarrow stack [top+1] + stack [top]

PUSH C // Stack [top] \leftarrow Mem [C]

PUSH D // Stack [top] \leftarrow Mem [D]

ADD // Stack [top+1] \leftarrow stack [top+1] + stack [top]

MUL // Stack [top+1] \leftarrow stack [top+1] * stack [top]

POP X // ~~Mem~~ Mem [X] \leftarrow stack [top+1]

$$\underline{\Omega} \quad X = (P + Q) * R / S + (T - U) / V$$

3 Address Instruction

ADD R1, P, Q	// $R_1 \leftarrow \text{Mem}[P] + \text{Mem}[Q]$
MUL R1, R1, R	// $R_1 \leftarrow [R_1] * \text{Mem}[R]$
DIV R1, R1, S	// $R_1 \leftarrow [R_1] / \text{Mem}[S]$
SUB R2, T, U	// $R_2 \leftarrow \text{Mem}[T] - \text{Mem}[U]$
DIV R2, R2, V	// $R_2 \leftarrow [R_2] / \text{Mem}[V]$
ADD X, R1, R2	// $X \leftarrow [R_1] + [R_2]$

2 Address Instruction

MOV R1, P	// $R_1 \leftarrow \text{Mem}[P]$
ADD R1, Q	// $R_1 \leftarrow [R_1] + \text{Mem}[Q]$
MUL R1, R	// $R_1 \leftarrow [R_1] * \text{Mem}[R]$
DIV R1, S	// $R_1 \leftarrow [R_1] / \text{Mem}[S]$
MOV R2, T	// $R_2 \leftarrow \text{Mem}[T]$
SUB R2, U	// $R_2 \leftarrow [R_2] - \text{Mem}[U]$
DIV R2, V	// $R_2 \leftarrow [R_2] / \text{Mem}[V]$
ADD R1, R2	// $R_1 \leftarrow [R_1] + [R_2]$
MOV X, R1	// $X \leftarrow [R_1]$

1 Address Instruction

LOAD P	// Acc. $\leftarrow \text{Mem}[P]$
ADD Q	// Acc $\leftarrow [\text{Acc}] + \text{Mem}[Q]$
MUL R	// Acc $\leftarrow [\text{Acc}] * \text{Mem}[R]$
DIV S	// Acc $\leftarrow [\text{Acc}] / \text{Mem}[S]$
STORE M	// $\text{Mem}[M] \leftarrow [\text{Acc}]$
LOAD T	// Acc. $\leftarrow \text{Mem}[T]$
SUB U	// Acc $\leftarrow [\text{Acc}] - \text{Mem}[U]$
DIV V	// Acc. $\leftarrow [\text{Acc}] / \text{Mem}[V]$
ADD M	// Acc. $\leftarrow [\text{Acc}] + \text{Mem}[M]$
STORE X	// $\text{Mem}[X] \leftarrow \text{Acc}$

Zero Address Instruction

PUSH P
 PUSH Q
 ADD
 PUSH R
 MUL
 PUSH S
 DIV
 PUSH T
 PUSH U
 SUB
 PUSH V

→ DIV
 ADD
 POP X

RISC (Reduced Instruction Set Computer)

- (i) All data manipulation operations take place using 3 address instructions and all three registers are general purpose registers.
- (ii) To transfer data from memory to general purpose register, we use load R_i, M where R_i is a general purpose register (GPR) and M is a memory location.
- (iii) To transfer data from GPR to memory location, we store M, R_i .

$$\textcircled{1} \quad X = (A+B) * (C+D)$$

LOAD A, R ₁	// $R_1 \leftarrow \text{mem}[A]$
LOAD B, R ₂	// $R_2 \leftarrow \text{mem}[B]$
LOAD C, R ₃	// $R_3 \leftarrow \text{mem}[C]$
LOAD D, R ₄	// $R_4 \leftarrow \text{mem}[D]$
ADD R ₁ , R ₂ , R ₅	// $R_5 \leftarrow R_1 + R_2$
ADD R ₃ , R ₄ , R ₆	// $R_6 \leftarrow R_3 + R_4$
MUL R ₅ , R ₆ , R ₇	// $R_7 \leftarrow R_5 * R_6$
STORE R ₇ , X	// $\text{Mem}[X] \leftarrow R_7$

$$\textcircled{2} \quad X = (P+Q) * R/S + (T-U)/V$$

LOAD P, R ₁	// $R_1 \leftarrow \text{mem}[P]$
LOAD Q, R ₂	// $R_2 \leftarrow \text{mem}[Q]$
ADD R ₁ , R ₂ , R ₁	// $R_1 \leftarrow R_1 + R_2$
LOAD R ₁ , R ₂	// $R_2 \leftarrow \text{mem}[R_1]$
MUL R ₁ , R ₂ , R ₁	// $R_1 \leftarrow R_1 * R_2$
LOAD T, R ₂	// $R_2 \leftarrow \text{mem}[T]$
LOAD U, R ₃	// $R_3 \leftarrow \text{mem}[U]$
SUB R ₂ , R ₃ , R ₂	// $R_2 \leftarrow R_2 - R_3$
LOAD V, R ₃	// $R_3 \leftarrow \text{mem}[V]$
DIV R ₂ , R ₃ , R ₂	// $R_2 \leftarrow R_2 / R_3$
ADD R ₁ , R ₂ , R ₁	// $R_1 \leftarrow R_1 + R_2$
STORE R ₁ , X	// $\text{Mem}[X] \leftarrow R_1$

Byte Addressing

There are two types of byte addressing

- i) Big endian
- ii) Little endian

Two ways of addressing byte addresses across words

(i) Big Endian

		byte address			
		0	1	2	3
word address	0	0	1	2	3
	1	4	5	6	7
2 ^{K-4}	2 ^{K-4}	2 ^{K-3}	2 ^{K-2}	2 ^{K-1}	

When lower byte address are assigned to the MSB part of the word then it is called big endian assignment.

(ii) Little Endian

		byte add			
		0	1	2	3
word address	0	0	1	2	3
	1	7	6	5	4
2 ^{K-4}	2 ^{K-1}	2 ^{K-2}	2 ^{K-3}	2 ^{K-4}	

When lower byte addresses are assigned to the LSB part of the word then it is called little endian assignment.

Instruction and instruction sequencing

A computer must have instructions capable of performing 4 types of operations

(i) Data transfer b/w processor register

(ii) ALU operations on data

(iii) Programming sequencing and control

(iv) I/O transfer

Register transfer notation (RTN)

Transfer of information from one location in the computer to other locations is called RTN

There are different types of location:

i) Memory location:

Eg: A, B, loc, DATA

ii) Processor registers

Eg: R₀, R₁, ..., R_{n-1}

iii) Registers in the I/O devices

Eg: DATAIN (input device)

DATAOUT (output)

INSTATUS, OUTSTATUS

→ If it is one instruction MOV R₀ R₁ then corresponding RTN notation is R₁ ← [R₀]


→ ADD A, R₀

R₀ ← [A] + [R₀]

Opcode → Data code
([MUL], [loc, R₂])
? R₂ ← [loc] * [R₂]

■ CPU Organisation / Basic Instruction Types

Every instruction is divided into two parts in assembly language



There are different types of instructions:

- i) Three address inst
- ii) Two address " } General register organisation
- iii) One address " } Simple accumulator organisation
- iv) Zero address " } Stack organisation

■ Addressing Modes

The way of representation of an operand in an instruction are called addressing modes

- There are different types of addressing modes:

- (i) Implied Addressing Mode
 - (ii) Immediate Addressing Mode
 - (iii) Register " "
 - (iv) Direct " " / Absolute Addressing Mode
 - (v) Indirect



- (VII) Index
 - (VIII) Relative
 - (IX) Base
 - (X) Auto increment addressing mode
 - (XI) " decrement "

Implied Addressing Mode

In this mode the operands are specified implicitly in instruction

Ex: COM → Complement Accumulator

All register reference instruction that uses accumulator and all zero address instruction are implied addressing mode.

I Immediate Addressing Mode

This addressing mode is used to deal with the constants.

In this mode operands are directly specified in instruction

Ex: MAY #288 B1 constant type

18

MV1 200 , R1

constant

Ex: $A = B + 10$

Mov B, R1

ADD #10, RI

STORE RI, A

■ Direct / Absolute Addressing Modes

In this mode, the operand is a memory location or memory address given explicitly in the instruction.

Ex: ADD A, B or ADD 1000, B


Here the effective address is equal to the address part of the instruction.

Effective address provides the information from which the operand is determined.

Ex: ADD 1000, R1 , MOV A, R1


■ Indirect Addressing Mode

- Register indirect addressing mode: The effective address of the operand is the content of the processor register whose address appears in the instructions.



- Memory indirect addressing modes

The EA of an operand is the content of a memory instruction whose address appears in the instruction.



Q Write anyone assembly code to add n numbers

Address	Contents
MOV N; R1	
MOV #NUM1, R2	
Clear R0	
ADD (R2), R0	
ADD #1, R2	
DEC R1	
Branch to loop	
MOV R0, SUM	


- Index Register

$$X(Ri) \rightarrow IR$$

where X is a constant value or a address part of the instruction

and Ri is the index register value of below diagram

$$EA = X + [Ri]$$



$$\begin{aligned} EA &= X + [R_i] \\ &= 20 + 1000 \\ &= 1020 \end{aligned}$$

There are different forms of index addressing mode.

i) (R_i, R_j)

$$EA = [R_i] + [R_j]$$

It is used to represent double dimensional array

ii) $X(R_i, R_j)$

$$EA = X + [R_i] + [R_j]$$

It is used to represent three dimensional array

This R_i is a index register or general purpose register.

Relative Addressing Mode


Denoted by $X(PC)$

where $X \rightarrow$ Offset of constant value / address

PC \rightarrow program counter

$$\text{Effective Address (EA)} = X + [PC]$$

It is called relative addressing mode because the address location identified is relative to the PC.



$$\begin{aligned} EA &= 100 + [PC] \\ &= 100 + 2004 \\ &= 2104 \end{aligned}$$

• Base Addressing Mode

In this mode the content of the base register is added to the address part of the instruction to obtain the effective address.

ADD 1000 (BR), R2

$$EA = 1000 + [BR]$$

• Auto increment addressing mode

Denoted by :- $(R_i) +$

It has two operations :

- (i) First access the operands
- (ii) Increment the register that contains the operand address

first fetch the operand then increment the content of the register depending upon the memory location.

• Auto decrement addressing mode

Denoted by :- (R_i)

It has two operations :

- (i) Decrement the register that contains operand address
- (ii) Access the operand from new decremented address

Q A 2 word instruction LOAD is stored at location 1000 and its address field at location 1001. The address field has the value 2000 and the value stored at 2000 is 5000 and at 5000 it is 6500. The word stores at 2200, 3002, 2000, 3500, 4000 respectively. Index register has the value 2000. Evaluate the effective address (EA) and operand if the addressing mode of instruction as follows:

- i) Memory indirect addressing mode
- ii) Relative addressing mode
- iii) Index addressing mode

1000	LOAD
1001	Adds = 2000
1002	Next Ins
	:
	:
	:
2000	5000
	:
2200	3500
	:
3002	4000
	:
5000	6500

R₁
200

1) Memory indirect \rightarrow Address of the address of the operand

Middle address \rightarrow EA

$$EA = 5000$$

$$[EA] = 6500$$

→ operand

(ii) Relative addressing \times (Pc) (iii) Index addressing \times (Ri)

$$EA = x + [PC]$$

= 2000 + 1002

= 3002

$$[FA] = 4000$$

$$EA = x + [Ri]$$

$$= 2000 + 200$$

= 2200

$$[FA] = 3500$$

Q An instruction is kept in memory at an address 300 and the memory address 301 occupies the address field of the instruction which is shown below. The opcode is used to add the content of accumulator with an operand. The content of accumulator is 100 and the content register R₅ is 400. Find out the content of accumulator and effective address of operand if the addressing mode is (i) immediate (ii) direct (iii) register direct (iv) indirect (v) register indirect


(i) Immediate addressing mode

EA = NULL

$[Acc] = [Acc] + \text{Imm} \cdot \text{Operand}$ (Value of
the add. field)

$$= 100 + 500$$

$$= 600$$



(II) Direct Addressing Mode:

$$EA = \text{Value of address field} = 500$$

$$\begin{aligned} Acc &= [Acc] + \text{mem}[500] \\ &= 100 + 600 \\ &= 700 \end{aligned}$$

(III) Register direct addressing mode:

$$EA = R_i = \text{Name of the register} = R_5$$

$$\begin{aligned} Acc &= [Acc] + [R_5] \\ &= 100 + 400 \\ &= 500 \end{aligned}$$

(IV) Indirect Addressing Mode:

$$EA = [\text{Value of the address field}] = \text{mem}[500] = 600$$

$$\begin{aligned} [Acc] &= [Acc] + \text{mem}[EA] \\ &= 100 + 800 \\ &= 900 \end{aligned}$$

(V) Register Indirect addressing mode:

$$EA = [R_i] = [R_5] = 400$$

$$\begin{aligned} [Acc] &= [Acc] + \text{mem}[EA] \\ &= 100 + \text{mem}[400] \\ &= 100 + 700 \\ &= 800 \end{aligned}$$

Q If PC = 2004 after executing the instruction pointed by PC. what is the updated value of PC? (Initial value of R₁ = 10, R₂ = 100)

memory location	instruction
2000	ADD R1 R2
2004	BNZ 1000
2008	Next Instn.

$$R_1 + R_2 = 110 \neq 0$$

BNZ is a conditional branch instruction. it will jump to the instruction specified in its label field if the result of the previous instruction is not equal to zero

By the time the instruction at 2004 is executed, the PC will incremented to a point to the next instruction in sequence.

$$\text{Hence } \text{PC} = 2008 + 1000 \\ = 3008$$

- Q If $\text{PC} = 2004$, after executing the instruction pointed by PC which will be the updated value of PC? (Initial value of $R_1 = 10, R_2 = 100$)

memory location	instruction
2000	ADD R1, R2
2004	BZ 1000
2008	Next instr.

Result of addition of R_1 and R_2 is $110 \neq 0$

BZ is a conditional branch condition instruction, it will jump to the instruction specified in its label field, if the result of the previous instruction is EQUAL to ZERO.

By the time the instruction at 2004 is executed, the PC will be incremented to point to the next instruction in sequence

Hence $\text{PC} = 2008$ as the branch condition is not true.

- Q Initial value of $R_1 = 10, R_2 = -100$

memory location	instruction
2000	ADD R1, R2
2004	Branch ZO 1000
2008	Next instruction

$R_1 + R_2 = -90$ is not greater than 0

Branch > 0 is a conditional branch instruction, it will jump to the instruction specified in its labelled field, if the result of the previous instruction is greater than zero.

By the time the instruction at 2004 is executed, the PC will be incremented to point to the next instruction in sequence (2008). Hence $PC < 2008$ as the branch condition is not true.

Q If $PC = 2048$ and at 2048 memory location "JUMP 100" instruction is there. After executing this instruction, what will be the value of PC?

memory location	instruction
2048	JUMP 100
2052	Next Instruction

JUMP is an unconditional branch instruction irrespective of the result of the ~~process~~ previous instruction it will jump to the instruction specified in the label field [No condition checking]

By the time, the instruction at 2048 is executed, the PC will be incremented to point to the next instruction in sequence (2052).


$$\text{since } PC = 2052 + 1000 \\ = 3052$$

and memory location
changes to the next
instruction will happen

if we do not
do all steps
of fetch

Input Output Organisation

Input - output devices aren't directly connected to the processor.
It is connected via memory.




There are 4 types of I/O commands

- (i) Control command
- (ii) Status "
- (iii) Data op "
- (iv) Data i/p "

There are 3 ways memory & I/O devices are connected with the preparation.

Case I




Address bus → Unidirectional
Data bus → Bidirectional
Control bus → " "

Disadvantages:
High cost in manufacturing

Use two separate buses one for memory write
memory read

Case II



Use one common bus
for both but separate
control lines for each

This is called I/O
mapped I/O or
isolated I/O

Case III Here address bus, data bus and control bus are common, it is called memory mapped I/O because some of the addresses are there for storing the address of I/O devices.

memory mapped I/O

- ① Some of the addresses will be allocated to memory location and others for I/O devices.
- ② Total no. of memory and I/O devices will be less.
- ③ Some instructions like LOAD and STORE can be used for I/O operations.
- ④ The address will itself identify whether it is a memory or I/O operation.
- ⑤ Length of instruction is more since addressing is not fixed.

I/O Mapped I/O

- ① Memory and I/O devices will be addressed by the same addresses.
- ② Total no. of memory and I/O devices will be more as they uses all the address.
- ③ Separate instructions are used for memory and I/O devices.
- ④ I/O device can have some address so extra hardware is required to distinguish.
- ⑤ Length of instruction is less.

■ Mode of transfer:

There are 3 different methods of data transfer


- ① Program control data transfer
 - ② Interrupt initiated I/O
 - ③ Direct memory access (DMA) → Not controlled by the processor
- } Controlled by the processor

Data and status register all are of 1 byte to store an ASCII char.

Program control data transfer:

LSB of status register \rightarrow

$Sin = 1 \rightarrow$ read by memory
 $Sin = 0 \rightarrow$ after reading



$Sin = 1$ (When a valid character is entered) \Rightarrow Data is transferred from keyboard to memory

$Sin = 0$ (invalid character)

Disadvantage

Here the CPU wastes its time by checking the flag register instead of doing any useful computational work.

Q A general purpose register organisation has a 16 bit instruction consisting of opcode, source register and a destination register. It supports 7 no. of arithmetic operations and 6 no. of logical operations. Find the total no. of maximum registers present in the system.

Opcode	Src. Reg	Dst. Reg
--------	----------	----------

To find the total no. of opcodes

$$= \text{total no. of operations possible}$$

$$= 7 \text{ no. of arithmetic opcode} + 6 \text{ no. of logical opcode}$$

$$= 13 \text{ operations.}$$

$$\text{No. of bits required for opcode} = 4 \text{ bits } (2^4 = 16 > 13) \quad \checkmark$$

$$2^3 = 8 < 13 \times$$

$$\text{No. of bits required for registers} = 16 - 4$$

$$= 12 \text{ bits (for 2 reg)}$$

$$= 12/2 = 6 \text{ bits (for each reg)}$$


$$\text{Max. no. of registers} = 2^6 = 64 \text{ (R}_0 \text{ to R}_{63}\text{)}$$

Q Consider a processor with 64 registers that supports 12 instructions. Each instruction has 5 distinct fields, namely opcode, 2 source register fields, 1 destination register field and a 12 bit immediate value. Each instruction must be stored in memory in a byte aligned fashion. If a program has 100 instructions. What is the amount of memory (in bytes) consumed by a program?

4	12	6	6	6
opcode	Imm. Op	Src Reg ¹	Src Reg ²	Dst. Reg

$$\text{Length of instruction} = (4+12+6+6+6) = 34 \text{ bits}$$

$$34 \text{ bits} = (8 \times 4) + 2 = 4 \text{ bytes} + 2 \text{ bits}$$



$$\begin{aligned} \text{So total bytes required} \\ \text{for a single instruction} \\ = (4+1) = 5 \text{ bytes} \end{aligned}$$

We have to allocate
an entire byte space

$$\therefore \text{Memory required for 100 instructions} = (100 \times 5) = 500 \text{ bytes}$$

Q A two word instruction is stored in a location A. The operand part of instruction holds B. If the addressing mode is relative, the operand is available in which location?

In relative mode,

$$\begin{aligned} EA &= \text{Updated value of PC + offset} \\ &= A + 2 + B \end{aligned}$$

A	opcode
A+1	Addr = B
A+2	Next ins

Updated value of PC = Address of the next instruction i.e. the address of the instruction following the branch instruction.

Q A relative mode branch type instruction is stored in memory at an address 750. The branch is made to an address 500. What should be the value of the relative address field of the instruction?

In relative mode,

$$EA = \text{Updated value of PC + offset}$$

$$500 = 752 + \text{offset}$$

$$\text{offset} = -252$$

$$\text{Address field value} = -252$$

750	opcode
751	Addr = ?
752	Next ins

Q An instruction is stored at location 200 with its address field having the value 10. A processor register R10 contains the value 210 which is also used as index register. Evaluate the effective address of the operand if the addressing mode of the instruction is
(i) direct (ii) register direct (iii) register indirect (iv) indexed

Direct Addressing mode,

$$EA = \text{Value of address field} = 10$$

Register direct mode,

$$EA = \text{Name of the reg} = R_{10}$$

Register indirect mode

$$EA = [R_{10}] = 210$$

Index addressing mode,

$$EA = [\text{Index reg}] + \text{Offset} (\text{Value of the address field})$$

$$= 210 + 10$$

$$= 220$$

Q A two word instruction is stored in memory at an address designated by the symbol P. The address field of the instruction (stored at $P+1$) is designated by the symbol Q. The operand used during the execution of the instruction is stored at an address symbolized by EA. An index register contains the value X. State how EA is calculated from the other addresses if the addressing mode of the instruction is direct, indirect, relative, and indexed.

Direct addressing mode

$$EA = \text{Value of address field} \\ = Q$$

Memory indirect addressing mode

$$EA = [\text{Value of address field}] = [Q]$$

Relative addressing mode

$$EA = \text{Updated [PC]} + \text{Offset (Value of address field)} \\ = P + 2 + Q$$

Index Addressing Mode

$$EA = [\text{Index reg}] + \text{Offset (Value of the address field)} \\ = X + Q$$

Q A two word instruction LOAD is stored at location 1000 with its address field at location 1001. The address field has the value 2000 and the value stored at 2000 is 5000 and at 5000 is 6500. The words stored at 2200, 3002 are 3500, 4000 respectively. An index register has value 200. Evaluate the effective address and operand if addressing mode of the instruction is as follows:

- (i) memory indirect (ii) relative (iii) index.

memory indirect addressing mode


$$EA = [\text{Value of address field}] \\ [2000] = 5000 \text{ and Operand} = [5000] = 6500$$

Relative addressing mode

$$EA = \text{Updated [PC]} + \text{Offset (Value of address field)} \\ = 1002 + 2000 \\ = 3002 \quad \text{Operand} = [3002] = 4000$$

Index addressing mode

$$EA = [\text{Index reg}] + \text{Offset (Value of address field)} \\ = 200 + 2000 \\ = 2200 \quad \text{Operand} = [2200] = 3500$$



■ Memory Reference: The number of times we refer to memory is called memory reference.

- To fetch an instruction from memory for execution, requires one fetch cycle / memory reference.
- If any instruction is having one memory operand then 2 memory reference is required.
- If the result need to be stored in a memory location in the above case then 3 memory reference is required.

$$\underline{\text{Ex:}} \quad \begin{array}{l} \text{ADD R1, R2} \\ \text{Fetch} = 1 \\ \hline \text{TMR} = 1 \end{array}$$

$$\begin{array}{l} \text{ADD A, R1} \\ \text{Instr fetch} = 1 \\ \hline \text{Operand} = 1 \\ \hline \text{TMR} = 2 \end{array}$$

$$\begin{array}{l} \text{INC R1} \\ \text{TMR} = 1 \end{array}$$

$$\begin{array}{l} \text{INC A} \\ \text{TMR} = 3 \end{array}$$

$$\begin{array}{l} \text{ADD A, B} \\ \text{Fetch instr} = 1 \\ \text{1st Operand} = 1 \\ \text{2nd Operand} = 1 \\ \hline \text{Result} = 1 \\ \hline 4 \end{array}$$

Q Calculate the total no. of memory references for execution of the following program.

MOV #5, R1 \Rightarrow 1
ADD (R0), R2 \Rightarrow 2
DEC R2 \Rightarrow 1
Branch ≥ 0 Loop $\Rightarrow 2$
R1

Loop 5 times

$$\text{TMR} = (1+2+1)5 + 1 = 26$$

■ CLASSIFICATION OF INSTRUCTION BASED ON COMPUTATION

According to operation carried out by the computer, instructions are classified into three types:

- Data transferred instruction
- Data manipulation instruction
- Program control instruction

↳ Arithmetic
 ↳ Logical
 ↳ Shift

- Data transferred instruction: The instruction move data from one location to another location without changing data content

<u>Name</u>	<u>Mnemonic</u>	<u>Meaning</u>
LOAD	LD	memory to register
STORE	ST	register to memory
MOVE	MOV	Transfer b/w registers
Exchange	XCH	Swaps the content of data.
Input	IN	
Output	OUT	

- Data manipulation instruction:

- Arithmetic instruction:

<u>Name</u>	<u>Mnemonic</u>
Increment	INC
Decrement	DEC
Addition	ADD
Subtraction	SUB
Multiplication	MUL
Division	DIV
Add with carry	ADDC
Sub with borrow	SUBB
Negate	NEG (2's complement)

- Logical instruction

<u>Name</u>	<u>Mnemonic</u>
CLEAR	CLR
Complement	COM
AND	AND
OR	OR
Exclusive OR	XOR
Clear Carry	CLRC
Set Carry	SETC
Enable interrupt	EI
Disable interrupt	DI

Shift Instruction



<u>Name</u>	<u>Mnemonic</u>
Logical Shift Right	SHR / LSWTR
Logical Shift Left	SHL / LSWTL
Arithmetic Shift Right	ASHR / ASWTR
Arithmetic Shift Left	ASHL / ASWTL
Rotate Right	ROR / Rotater R
Rotate Left	ROL / Rotater L
Rotate right through carry	RORC
Rotate left through carry	ROLC

Program Control Instructions : To control the programs

<u>Name</u>	<u>Mnemonic</u>
Branch	BR \Rightarrow Conditional Jump
Jump	JMP \Rightarrow Unconditional Jump
Subroutine Call	CALL
Subroutine routine	RET
Compare	CMP
Test	TST


Instruction Execution and Straight Line Sequencing

ADD A,B,C




Branching

Forward
Backward



$PC = 512$
 Branch target address
 (while executing this address, we will come to know which is my BTA)
 $\{ 1000 - 512 = 488 \text{ (offset)} \}$



Content of PC is 1020

$$[\text{Offset} = \text{BTA} - \text{PC}]$$

$$= 1004 - 1020$$

$$= -16$$

Condition Code:

- The processor keeps track results of various operation performed by the conditional branch operation.
- This information is recorded in individual but called individual code flags.
- These flags are grouped together in a special processor register called condition code register or status register.


There are 4 types of flag used:

- ① N (Negative) : It is set to 1 if the result is -ve otherwise cleared to 0.
- ② Z (zero) : It is set to 1 if the result is 0 otherwise cleared to 0.
- ③ V (Overflow) : It is set to 1 if arithmetic overflow occur otherwise cleared to 0.
- ④ C (carry) : It is set to 1 if a carry out results from the operation otherwise cleared to 0.



flag				
N	Z	V	C	
1	1	1	1	
0	0	0	0	

Subroutine

- When we perform a particular subtask many times on different data value then, subtask is known as Subroutine.
- It is used to save the memory space



Return address
of subroutine




- The way of execution of call and return instruction of subroutine is called subroutine linkage method.
- Here, subroutine linkage method saves the return address of subroutine in link register.
- A call instruction is a branch instruction that performs following operations:
 - i) Stores the content of PC to link register
 - ii) Branch to target audience.

The return instruction is a branch instruction that performs


- i) Branch to the address content in the link register

* Subroutine nesting :-



Q The content of the top of the stack is 5320. The content of stack pointer (SP) is 3560. A two word call subroutine instruction located in memory at address 1120 followed by an address field of 6720 at ~~address~~ location 1121. What is the content of PC, SP and TOS?

- (i) Before call instruction execution.
- (ii) After " " "
- (iii) After return from the subroutine



Before call instⁿ

Value of SP = 3560
" TOS = 5320
" PC = 1120

After call instruction

PC : 6720 (address from the call instruction address field)
SP : 3560 (unchanged)
TOS : 5320 (unchanged)

After return from subroutine

PC : 1122 (address immediately after call instruction)
SP : 3560
TOS : 5320

Parameter passing: The parameter of the subroutine may be passed in processor registers or memory locations.

Q WAP to add n no. by using subroutine calling program

```
MOV N, R1 ;  
MOV #NUM1, R2  
CALL ADD  
MOV R0, SUM  
Subroutine
```

```
ADD CLR R0  
LOOP ADD (R2) + R0  
DEC R1  
R1 > 0 LOOP  
Return.
```

Q WAP to add n no. by using stack as subroutine parameter

Assuming TOS is at level 1

calling program

```
MOV #NUM1, - (SP)  
MOV N, - (SP)  
CALL ADD  
MOV 4(SP), SUM  
ADD #8, SP
```

Subroutine

```
ADD Moremultiple R0-R2, - (SP)  
MOV 16(SP), R1  
MOV 20(SP), R2  
CLR R0
```

```
Loop ADD (R2) + , R0  
DEC R1  
R1 > 0 Loop  
MOV R0, 20(SP)
```

```
Moremultiple (SP)+, R0-R2
```

Return

BASIC PROCESSING UNIT

■ Executing an instruction

- Fetch the content of the memory location points to be the PC. The contents of this location are loaded into IR (fetch phase)

$$IR \leftarrow [PC]$$


- Assuming that the memory is byte addressable, increment the content of the PC by 1 (fetch phase)

$$PC \leftarrow [PC] + 1$$

- Carry out the actions specified by the instruction in the IR (execution phase).

In case where an instruction occupies more than one word, steps 1 and 2 must be repeated as many times as necessary to fetch the complete instruction.

■ Single bus architecture



- MDR has two inputs and two outputs
- 3 temp registers used - Y, Z, TEMP
- WMFC - Wait for memory function completed

Performing an arithmetic operation

ADD R1, R0 || R2 $\leftarrow [R1] + [R2]$


The corresponding micro instruction is

1. R1out, Yin
2. R2out, Select Y, ADD, Zin
3. Zout, R2in, End

Fetch / Read a word from the memory

Address into MAR; issue Read operation; Data into MDR

memory bus



MOV (R1), R2

1. R1out, MARin, Read
2. MDRinE, WMFC
3. MDRoutE, R2in, End

Storing a word in memory

MOV RL (R2)

1. R1out, MDRin
2. R2out, MARin, write
3. MDRoutE, WMFC

Writing back has higher priority than reading.
In 3.8, when writing queue is full,
but no queue with same priority is available.

Execution of complete instruction

Q Write the micro instruction for the following : ADD R1, R2, R3

- Fetching input from memory
1. PC_{out}, MAR_{in}, Read, Select 1, ADD, Z_{in}
 2. Z_{out}, PC_{in}, Y_{in}, WMFC
 3. MDR_{out}, IR_{in}
 4. R1_{out}, Y_{in}
 5. R2_{out}, Select Y, ADD, Z_{in}
 6. Z_{out}, R_{in}, End

Q Write the micro routine for the given instruction: ADD (R3), R1

1. PC_{out}, MAR_{in}, Read, Select 4, ADD, Z_{in}
2. Z_{out}, PC_{in}, Y_{in}, WMFC
3. MDR_{out}, IR_{in}
4. Offset-field-of-IR_{out}, Y_{in}
5. ~~R3_{out}~~ R_{out}, Select Y, ADD, Z_{in}
6. Z_{out}, MAR_{in}, Read
7. R1_{out}, Y_{in}, WMFC
8. MDR_{out}, Select Y, ADD, Z_{in}
9. Z_{out}, R_{in}, End

Q ADD (R3)-, R1

1. PC_{out}, MAR_{in}, Read, Select 4, ADD, Z_{in}
2. Z_{out}, PC_{in}, Y_{in}, WMFC
3. MDR_{out}, IR_{in}
4. R3_{out}, MAR_{in}, Read, Select 4, SUB, Z_{in}
5. Z_{out}, R3_{in}
6. R1_{out}, Y_{in}, WMFC
7. MDR_{out}, Select Y, ADD, Z_{in}
8. Z_{out}, R_{in}, End

Example-6:

- Write the sequence of control steps required for the single bus structure for the following instruction

Jump L1

Which unconditionally transfers the controls to location L1 for further execution of instructions.

Solution

Step	Action	
1.	$PC_{out}, MAR_{in}, \text{Read}, \text{Select } 4, ADD, Z_{in}$	Fetch the instruction
2.	$Z_{out}, PC_{in}, Y_{in}, WMFC$	
3.	MDR_{out}, IR_{in}	
4.	$\text{Offset-field-of-IRout, Select } Y, ADD, Z_{in}$	Execute the instruction
5.	$Z_{out}, PC_{in}, \text{End}$	

Example-6:

- Write the sequence of control steps required for the single bus structure for the following instruction

Branch <0 Label1

Which transfers the controls to location Label1 for further execution of instructions if the condition satisfied by Branch<0.

Solution

Step	Action	
1.	PC _{out} , MAR _{in} , Read, Select 4, ADD, Z _{in}	Fetch the instruction
2.	Z _{out} , PC _{in} , Y _{in} , WMFC	
3.	MDR _{out} , IR _{in}	
4.	Offset-field-of-IRout, Select Y, ADD, Zin if N=0, then End	Execute the instruction
5.	Zout, PCin, End	