Abdalrahman Taha Mahmed

SV Project FIFO

1 Bugs:

- wr_ack should be Low when reset is asserted.
- overflow should be Low when reset is asserted .
- underflow should be Low when reset is asserted .
- underflow output should be Sequential .
- Uncovered case when both wr_en and rd_en are high and FIFO if full , Reading process happens .
- Uncovered case when both wr_en and rd_en are high and FIFO if empty , Writing process happens .
- almostfull is high when there is two spots empty , while it should be when only one spot is empty .

2 Verification plan:

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
FIFO_1	When the reset is asserted the FIFO outputs (data_out & other flags) should be low .	Directed at the start of the simulation ,then randomized with constraint that drive reset to be off most of the time .	-	Immediate assertion to check for the async reset functionality
FIFO_2	When the wr_en is asserted, the FIFO is not Full , Writing Operation takes place with! data_in input , wr_ack should be activatd .	Randomization under constrains on the wr_en signal to be on with value(WR_EN_ON_DIST) of the time .	Cross Coverage betweenf wr_en with rd_en and wr_ack	Concurrent assertion to check the wr_ack Functionality .
FIFO_3	When the FIFO is full , the full flag should be activated .	Randomization under constrains on the wr_en signal to be on with value(WR_EN_ON_DIST) of the time .	Cross Coverage betweenf wr_en with rd_en and full .	Immediate assertion to check for the full Flag functionality
FIFO_4	When the FIFO is empty , the empty flag should be activated .	Randomization under constrains on the rd_en signal to be on with value(RD_EN_ON_DIST) of the time .	Cross Coverage betweenf wr_en with rd_en and empty .	Immediate assertion to check for the empty Flag functionality
FIFO_5	When the FIFO has only 1 space left , the almostfull flag should be activated .	Randomization under constrains on the wr_en signal to be on with value(WR_EN_ON_DIST) of the time .	Cross Coverage betweenf wr_en with rd_en and almostfull .	Immediate assertion to check for the almostfull Flag functionality
FIFO_6	When the FIFO has only 1 space occupied , the almostempty flag should be activated .	Randomization under constrains on the rd_en signal to be on with value(RD_EN_ON_DIST) of the time .	Cross Coverage betweenf wr_en with rd_en and almostempty .	Immediate assertion to check for the almostempty Flag functionality
FIFO_7	When the FIFO is empty and the rd_en signal is high , underflow signal should be activated	Randomization under constrains on the rd_en signal to be on with value(RD_EN_ON_DIST) of the time .	Cross Coverage betweenf wr_en with rd_en and underflow .	Immediate assertion to check for the underflow Flag functionality
FIFO_8	When the FIFO is full and the wr_en signal is high , overflow signal should be activated	Randomization under constrains on the wr_en signal to be on with value(WR_EN_ON_DIST) of the time .	Cross Coverage betweenf wr_en with rd_en and overflow .	Immediate assertion to check for the overflow Flag functionality
FIFO_9	When the FIFO is not empty & rd_en signal is high the data_out should take the value of the FIFO element with the rd_ptr address and the rd_ptr is incremented .	Randomization under constrains on the rd_en signal to be on with value(RD_EN_ON_DIST) of the time .	-	Concurrent assertion to check the rd_ptr_wraparound & rd_ptr_thesho , Also a Reference model is made to check data_out Functionality .

Code Design with assertion:

```
property reset_check;

@(possedge fif.clk) (lifi.rst_n) |=> (wr.ptr = 0 && rd.ptr = 0 && count == 0);
endproperty
assert property (reset_check);

property check;

@(possedge fif.clk) disable iff (lifi.rst_n)
(fif.wr_mak = 1);
assert property (check);

property check];

property check];

@(possedge fif.clk) disable iff (lifi.rst_n)
(fif.wr_mak = 1);

property check];

@(possedge fif.clk) disable iff (lifi.rst_n)
(fif.wr_mak fif.wr_lat) |=>

(fif.wr_mak fif.wr_lat)

property check2;

@(possedge fif.clk) disable iff (lifi.rst_n)
(fif.wr_mak fif.court)

fif.wr_mak fif.court)

property check3;

@(possedge fif.clk) disable iff (lifi.rst_n)
(fif.mderiow = 1);

property check3;

property check3;

property check3;

property check3) also serror("error in check2");

cover property (check3) also serror("error in check3");

cover property (check3);

property check3;

@(possedge fif.clk) disable iff (lifi.rst_n)
(curr = 0) |=>

(fif.court)(check3);

property check4;

@(possedge fif.clk) disable iff (lifi.rst_n)
(court = 0) |=>

(fif.court)(check4);

property check5;

@(possedge fif.clk) disable iff (lifi.rst_n)
(court = fif.FIFO_DEPH) |=>

(fif.court)(check5);

property check5);

assert property (check5);

property (check5);
```

```
@(posedge fif.clk) disable iff (!fif.rst_n)
   ( count == fif.FIFO_DEPTH - 1) |->
                 (fif.almostfull);
  assert p
                         (check6) else $error("error in check6");
               perty (check6);
property check7;
  @(posedge fif.clk) disable iff (!fif.rst_n)
  ( count == 1 ) |->
       ( count == 1 ) |->
(fif.almostempty);
   endproperty
endproperty (check7) else $error("error in check7");
assert property
  assert property (check7) cover property (check7);
endproperty
  assert prop
                        (check8) else $error("error in check8");
  property check9;
@(posedge fif.clk) disable iff (!fif.rst_n)
  endproperty
assert property (check9) else $error("error in check9");
cover property (check9);
  property check10;
  @(posedge fif.clk) disable iff (!fif.rst_n)
          ( count == 8 ) |-> (count == 0 || count == 7) [=1];
endproperty
assert property (check10) else $error("error in check10");
cover property (check10);
@(posedge fif.clk) disable iff (!fif.rst_n)
( (fif.wr_en && count < fif.FIFO_DEPTH) )
              |=> ( mem[$past(wr_ptr)] <= $past(fif.data_in) );</pre>
  endprop.
assert property (check11);
                        (check11) else $error("error in check11");
```

```
property check12 ;
  @(posedge fif.clk) disable iff (!fif.rst_n)
             (wr_ptr < fif.FIFO_DEPTH);
 endproperty
assert property (check12 ) else $error("error in check12 ");
  property check13 ;
       @(posedge fif.clk) disable iff (!fif.rst_n)
  (rd_ptr < fif.FIFO_DEPTH) ;
endproperty
assert property (check13) else $error("error in check13");
cover property (check13);</pre>
            (count <= fif.FIF0_DEPTH);</pre>
    endproperty
     assert property (check14) cover property (check14);
                      cy (check14) else $error("error in check14");
               ( ({fif.wr_en, fif.rd_en} == 2'b10) && !fif.full) || ( ({fif.wr_en, fif.rd_en} == 2'b11) && fif.empty)
                     |=> (count == $past(count)+1);
   endproperty
assert property (check15) else $error("error in check15");
cover property (check15);
     property check16;
         ( ({fif.wr_en, fif.rd_en} == 2'b01) && !fif.empty) || ( ({fif.wr_en, fif.rd_en} == 2'b11) && fif.full)
                   |=> (count == $past(count)-1);
     assert property (check16) cover property (check16);
                        (check16) else $error("error in check16");
endmodule
```

Code Interface:

```
interface fifo_if (clk);
parameter FIFO_WIDTH = 16;
parameter FIFO_DEPTH = 8;

input bit clk;
bit rst_n, wr_en, rd_en;
logic [FIFO_WIDTH-1:0] data_in;
logic [FIFO_WIDTH-1:0] data_out;
logic full, empty, almostfull, almostempty, underflow;

modport DUT (
input data_in,clk, rst_n, wr_en, rd_en,
output data_out,wr_ack, overflow,full, empty, almostfull, almostempty, underflow);

modport TEST (
output data_in, rst_n, wr_en, rd_en,
input clk, data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow);

modport MONITOR (
input data_in, rst_n, wr_en, rd_en, clk, data_out, wr_ack, overflow, full, empty, almostfull, empty, almostfull, almostempty, underflow);

endinterface
```

Code Shared_pkg:

```
shared_pkg.sv

package shared_pkg;

bit test_finished;

int error_count = 0;

int correct_count = 0;

endpackage
```

Code Transaction_pkg:

```
fifo_transaction_pkg.sv
      package FIFO_transaction_pkg ;
        class FIFO_transaction#(parameter FIFO_WIDTH = 16,
                                parameter FIFO_DEPTH = 8);
        rand bit rst_n, wr_en, rd_en;
        rand logic [FIFO_WIDTH-1:0] data_in;
        logic [FIFO_WIDTH-1:0] data_out;
        logic wr_ack, overflow;
        logic full, empty, almostfull, almostempty, underflow;
        int RD_EN_ON_DIST;
        int WR_EN_ON_DIST ;
        function new(int rd_val = 30, int wr_val = 70);
          RD EN ON DIST = rd val;
          WR_EN_ON_DIST = wr_val;
 20
        constraint rst n c {
          rst_n dist {0:=10 , 1:=90};
        constraint wr_en_c {
          wr_en dist {0:=(100-WR_EN_ON_DIST) , 1:=WR_EN_ON_DIST};
        constraint rd_en_c {
          rd_en dist {0:=(100-RD_EN_ON_DIST) , 1:=RD_EN_ON_DIST};
        endclass //FIFO_transaction
        endpackage
```

Code Scoreboard_pkg:

```
function void Reference_model (input FIFO_transaction F_ref_txn);

if (IF_ref_txn.rst_n) begin
    Queue <= {};
    count <= 0;
    end
    else begin

if (F_ref_txn.wr_en && count < FIFO_DEPTH) begin
    Queue.push_back(F_ref_txn.data_in);
    count <= Queue.size();
    end

if (F_ref_txn.rd_en && count != 0) begin
    data_out_ref <= Queue.pop_front();
    count <= Queue.size();
    end

full_ref = (count == FIFO_DEPTH);
    empty_ref = (count == 0);
    endfunction

endclass
endpackage</pre>
```

Code Coverage pkg:

```
fifo_coverage_pkg.sv
      package FIFO_coverage_pkg ;
      import FIFO_transaction_pkg ::*;
        class FIFO_coverage ;
          FIFO_transaction F_cvg_txn;
        covergroup fifo_cvr_gp ;
                  cover_wr_en : coverpoint F_cvg_txn.wr_en ;
                  cover_rd_en : coverpoint F_cvg_txn.rd_en ;
                  cover_wr_ack : coverpoint F_cvg_txn.wr_ack ;
                  cover_overflow : coverpoint F_cvg_txn.overflow ;
                  cover_underflow : coverpoint F_cvg_txn.underflow ;
                  cover full : coverpoint F cvg txn.full ;
                  cover_empty : coverpoint F_cvg_txn.empty ;
                  cover_almostfull : coverpoint F_cvg_txn.almostfull ;
                  cover_almostempty : coverpoint F_cvg_txn.almostempty ;
                  label_cross1 : cross cover_wr_en , cover_rd_en , cover_wr_ack ;
                  label_cross2 : cross cover_wr_en , cover_rd_en , cover_overflow ;
                  label_cross3 : cross cover_wr_en , cover_rd_en , cover_underflow ;
                  label_cross4 : cross cover_wr_en , cover_rd_en , cover_full ;
                  label_cross5 : cross cover_wr_en , cover_rd_en , cover_empty ;
                  label\_cross6 : cross \ cover\_wr\_en \ , \ cover\_rd\_en \ , \ cover\_almostfull \ ;
                  label_cross7 : cross cover_wr_en , cover_rd_en , cover_almostempty ;
        function new();
          fifo_cvr_gp = new();
        function void sample_data (input FIFO_transaction F_txn);
          F_cvg_txn = F_txn ;
          fifo_cvr_gp.sample();
      endpackage
```

Code Monitor:

```
import FIFO_transaction_pkg ::*;
 import FIFO_scoreboard_pkg ::*;
import FIFO_coverage_pkg ::*;
import shared_pkg ::*;
FIFO_transaction FIFO_mon_txn =new();
FIFO_scoreboard FIFO_mon_sb =new();
FIFO_coverage FIFO_mon_cov = new();
      forever begin
@(negedge fif.clk);
assert(FIFO_mon_txn.randomize());
         assert(FIFU_mon_txn.randomize());
FIFO_mon_txn.rst_n = fif.rst_n;
FIFO_mon_txn.wr_en = fif.wr_en;
FIFO_mon_txn.data_in = fif.data_in;
FIFO_mon_txn.data_out = fif.data_out;
FIFO_mon_txn.wr_ack = fif.wr_ack;
          FIFO_mon_txn.overflow
FIFO_mon_txn.full
                                                     = fif.overflow;
                                                      = fif.empty;
          FIFO_mon_txn.empty
          FIFO_mon_txn.almostfull = fif.almostfull;
FIFO_mon_txn.almostempty = fif.almostempty;
FIFO_mon_txn.underflow = fif.underflow;
          fork
                 FIFO_mon_cov.sample_data(FIFO_mon_txn);
               FIFO_mon_sb.check_data(FIFO_mon_txn);
          if(test_finished) begin
    $display("Simulation Stopped : Error count = %0d , Correct count = %0d",error_count,correct_count);
             $stop;
```

Code Testbench:

```
fifo_tb.sv
      import FIFO transaction pkg ::*;
      import shared pkg::*;
      module fifo tb (fifo if.TEST fif);
        FIFO transaction test txn = new();
        initial begin
          fif.rst n = 0;
          repeat(2) @(negedge fif.clk);
          repeat(2000) begin
 11
          assert(test txn.randomize());
 12
          fif.rst n = test txn.rst n;
 13
          fif.wr_en = test_txn.wr_en ;
 15
          fif.rd en = test txn.rd en ;
          fif.data in = test txn.data in ;
          repeat(2) @(negedge fif.clk);
 17
          test finished = 1;
        end
      endmodule
 21
```

Code Top:

```
fifo_top.sv
      module fifo top ;
        bit clk;
         initial begin
          clk = 0;
          forever begin
             #1 clk = \sim clk;
         end
        fifo if fif (clk);
 11
        fifo DUT (fif);
 12
        fifo_tb TEST (fif);
 13
        fifo_monitor MON (fif);
 15
      endmodule
```

Do File:

```
fifo.do

vlib work

vlog -f fifo_files.list +cover -covercells

vsim -voptargs=+acc work.fifo_top -cover


add wave /fifo_top/fif/*

coverage save fifo_tb.ucdb -onexit


run -all
```

Questasim Snippets:


FIFO_1: (When the reset is asserted the FIFO outputs should be low .




 ${\sf FIFO_2: (When \ the \ wr_en \ is \ asserted, \ the \ FIFO \ is \ not \ Full \ , \ Writing \ Operation \ takes \ place \ with \ data_in \ input \ , \ wr_ack \ should \ be \ activated}$




FIFO_3: (When the FIFO is full, the full flag should be activated




FIFO_4 : (When the FIFO is empty , the empty flag should be activated




 $\ensuremath{\mathsf{FIFO}}\xspace$ 5 : (When the FIFO has only 1 space left , the almostfull flag should be activated




FIFO_6 : (When the FIFO has only 1 space occupied , the almostempty flag should be activated




FIFO_7 : (When the FIFO is empty and the rd_en signal is high , underflow signal should be activated




FIFO_8 : (When the FIFO is full and the wr_en signal is high , overflow signal should be activated




FIFO_9 : (When the FIFO is not empty & rd_en signal is high the data_out should take the value of the FIFO element with the rd_ptr address and the rd_ptr is incremented





Assertion:






Covergroup:







Code Coverage:

```
Branch Coverage:
    Enabled Coverage
                                  Bins
                                           Hits
                                                   Misses Coverage
    Branches
                                    25
                                              25
                                                        0
                                                             100.00%
Statement Coverage:
    Enabled Coverage
                                                   Misses Coverage
                                 Bins
                                           Hits
    Statements
                                   27
                                             27
                                                        0
                                                            100.00%
Toggle Coverage:
    Enabled Coverage
                                      Bins
                                                 Hits
                                                          Misses Coverage
                                                                    100.00%
    Toggles
                                        20
                                                   20
                                                                0
```