Abdalrahman Taha Mahmed FIFO Using UVM

Verification Plan:

label	description	stimulus generation	function functionality cheack
fifo_1	when the rst_n is asserted the pointer and count must be low	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct
fifo_2	main_seq_1: write enable is high to only write	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct
fifo_3	main_seq_2: read enable is high to only read	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct
fifo_4	main_seq_3: randmize write and read enable to write and read	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct
fifo_5	when the rst_n is asserted the pointer and count must be low	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct

Codes:

```
module fifo(fifo_if.DUT fifoif);
parameter max_fifo_addr = $clog2(fifoif.FIFO_DEPTH);
reg [fifoif.FIF0_WIDTH-1:0] mem [fifoif.FIF0_DEPTH-1:0];
reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
reg [max_fifo_addr:0] count;
always @(posedge fifoif.clk or negedge fifoif.rst_n) begin
    if (!fifoif.rst_n) begin
         wr_ptr <= 0;
         fifoif.wr_ack <= 0;
         fifoif.overflow <= 0;</pre>
     else if (fifoif.wr_en && count < fifoif.FIFO_DEPTH ) begin</pre>
        mem[wr_ptr] <= fifoif.data_in;
fifoif.wr_ack <= 1;</pre>
        wr_ptr <= wr_ptr + 1;
         fifoif.wr_ack <= 0;
         if (fifoif.full & fifoif.wr_en)
             fifoif.overflow <= 1;</pre>
             fifoif.overflow <= 0;
 // Reading Block
 always @(posedge fifoif.clk or negedge fifoif.rst_n) begin
        rd_ptr <= 0;
         fifoif.underflow <= 0;</pre>
    else if (fifoif.rd en && count != 0 ) begin
         fifoif.data_out <= mem[rd_ptr];</pre>
         rd_ptr <= rd_ptr + 1;
```

```
@(posedge fifoif.clk) disable iff (!fifoif.rst_n)
   ( fifo.count == fifoif.FIFO_DEPTH - 1) |->
           (fifoif.almostfull);
assert property (check6);
               (check6) else $error("error in check6");
 property check7;
  @(posedge fifoif.clk) disable iff (!fifoif.rst_n)
         (fifoif.almostempty);
               (check7) else $error("error in check7");
 cover property (check7);
endproperty
assert property (check8) else $error("error in check8");
 assert property (check8) cover property (check8);
   @(posedge fifoif.clk) disable iff (!fifoif.rst_n)
   ( fifo.rd_ptr == 7 ) |-> (fifo.rd_ptr == 0) [=1];
 endproperty
assert property (check9) else $error("error in check9");
assert property (check9);
 property check10;
assert property (check11);
                (check11) else $error("error in check11");
```

```
property check12 ;
@(posedge fifoif.clk) disable iff (!fifoif.rst_n)
      endproperty
assert property (check12 )
cover property (check12 );
                         (check12 ) else $error("error in check12 ");
       property check13;
      e(poseuge Titoff.cik) disable iff ([fifoif.rst_n)
   (fifo.rd_ptr < fifoif.FIFO_DEPTH);
endproperty
assert property (check13) else $error("error in check13");
cover property (check13);</pre>
          @(posedge fifoif.clk) disable iff (!fifoif.rst_n)
   (fifo.count <= fifoif.FIFO_DEPTH);</pre>
     endproperty
               property (check14);
                         (check14) else $error("error in check14");
      property check15;
  @(posedge fifoif.clk) disable iff (!fifoif.rst_n)
               ( ({fifoif.wr_en, fifoif.rd_en} == 2'bl0) && !fifoif.full) || ( ({fifoif.wr_en, fifoif.rd_en} == 2'bl1) && fifoif.empty) |
|-> (fifo.count == $past(fifo.count)+1);
     endproperty
assert property (check15) else $error("error in check15");
cover property (check15);
      erty check16;
                     |=> (fifo.count == $past(fifo.count)-1);
      assert property (checkie);
                         (check16) else $error("error in check16");
endmodule
```

```
interface fifo_if (clk);
    parameter FIFO_WIDTH = 16;
    parameter FIFO_DEPTH = 8;

input bit clk;
    logic rst_n, wr_en, rd_en;
    logic [FIFO_WIDTH-1:0] data_in;
    logic [FIFO_WIDTH-1:0] data_out;
    logic wr_ack, overflow;
    logic full, empty, almostfull, almostempty, underflow;

modport DUT (
    input data_in,clk, rst_n, wr_en, rd_en,
    output data_out,wr_ack, overflow,full, empty, almostfull, almostempty, underflow);
endinterface
```

```
Office.planes

package fifo.seq_ltem.pkg;
import unp.kg::";

include "uwm_macros.soh"

parameter FIFO_MIDH = 16;
parameter FIFO_MIDH = 16;
parameter FIFO_MIDH = 8;

constraint set_income stends uvm_sequence_item;

"uvm_object_utils(fifo.seq_ltem);

rand logic rst_n, w=en, rd.en;
rand logic [FIFO_MIDH=1:0] data_in;

logic [FIFO_MIDH=1:0] data_in;

logic fifo_midh[income];

int ND_BI_CM_DIST = 30;

function new (string name = "fifo_seq_item");

super.new (name);

endinction

function string convert2string();
return $sformatf("rst_n-XB data_in-XB data_out-XB ",super.convert2string(),rst_n,data_in,data_out);

endinction

function string convert2string.stimulus();

runction string convert2string.stimulus();
return $sformatf("rst_n-XB data_in-XB data_out-XB ",rst_n,data_in,data_out);

endinction

constraint int_n_c (
runction string convert2string, stimulus();
return $sformatf("rst_n-XB data_in-XB data_out-XB ",rst_n,data_in,data_out);

endinction

constraint st_n_c (
runction string convert2string);

runction string convert2string.stimulus();

runction string convert2string();

runction string convert2
```

```
package fifo_sco_pkg;
import fifo_seq_item_pkg::*;
 import uvm_pkg::*;
 `include "uvm_macros.svh"
  class fifo_sco extends uvm_scoreboard;
  `uvm_component_utils(fifo_sco)
     uvm_analysis_export #(fifo_seq_item) sb_export;
uvm_tlm_analysis_fifo # (fifo_seq_item) sb_fifo;
     fifo_seq_item seq_item_sb;
      localparam max_fifo_addr = $clog2(FIFO_DEPTH);
     logic [FIFO_WIDTH-1:0] Queue [$];
logic [max_fifo_addr:0] count;
     int error_count = 0;
int correct_count = 0;
  function new (string name = "fifo_sco" , uvm_component parent = null);
   super.new (name,parent);
     function void build_phase (uvm_phase phase);
    super.build_phase (phase);
sb_export = new("sb_export",this);
    sb_fifo = new("sb_fifo",this);
    super.connect_phase(phase);
sb_export.connect(sb_fifo.analysis_export);
 task run_phase (uvm_phase phase);
super.run_phase(phase);
  forever begin
sb_fifo.get(seq_item_sb);
     ref_model(seq_item_sb);
```

```
task ref_model (fifo_seq_item seq_item_chk);
    if (!seq_item_chk.rst_n) begin
      Queue <= {};
      count <= 0;
    else begin
      if (seq_item_chk.wr_en && count < FIFO_DEPTH) begin</pre>
        Queue.push_back(seq_item_chk.data_in);
        count <= Queue.size();</pre>
      if (seq_item_chk.rd_en && count != 0) begin
        data_out_ref <= Queue.pop_front();</pre>
        count <= Queue.size();</pre>
    end
function void report_phase (uvm_phase phase);
 super.report_phase(phase);
 `uvm_info("report_phase",$sformatf("corect = %d",correct_count) , UVM_MEDIUM)
 `uvm_info("report_phase",$sformatf("error = %d",error_count) , UVM_MEDIUM)
endpackage
```

```
fifo_config.sv

package fifo_conf_pkg;

import uvm_pkg::*;

include "uvm_macros.svh"

class fifo_config extends uvm_object;

uvm_object_utils(fifo_config)

virtual fifo_if fifo_vif;

function new (string name = "fifo_config");

super.new(name);

endfunction

endclass
endpackage
```

```
import fifo_seq_item_pkg::*;
     `include "uvm_macros.svh"
     class fifo reset seg extends uvm sequence #(fifo seg item);
       `uvm_object_utils(fifo_reset_seq)
        fifo_seq_item seq_item;
         function new(string name = "fifo_reset_seq");
             super.new(name);
         task body;
            seq_item = fifo_seq_item::type_id::create("seq_item");
            start_item(seq_item);
          //#0; seq_item.rst_n = 1; #0;
            seq_item.rst_n = 0;
            $assertoff;
            finish_item (seq_item);
     endclass
     class fifo_main1_seq extends uvm_sequence #(fifo_seq_item);
       `uvm_object_utils(fifo_main1_seq)
        fifo_seq_item seq_item;
         function new(string name = "fifo_main1_seq");
             super.new(name);
         task body;
            seq_item = fifo_seq_item::type_id::create("seq_item");
34
            $asserton;
            seq_item.wr_en = 1;
            seq item.rd en = 0;
            seq_item.wr_en.rand_mode(0);
            seq_item.rd_en.rand_mode(0);
            repeat (999) begin
            start_item(seq_item);
            assert (seq item.randomize());
            finish_item (seq_item);
```

```
function new(string name = "fifo_main2_seq");
        super.new(name);
    task body;
       seq_item = fifo_seq_item::type_id::create("seq_item");
       seq_item.wr_en = 0;
       seq item.rd en = 1;
       seq_item.wr_en.rand_mode(0);
       seq_item.rd_en.rand_mode(0);
       repeat (999) begin
       start_item(seq_item);
       assert (seq_item.randomize());
       finish_item (seq_item);
endclass
class fifo_main3_seq extends uvm_sequence #(fifo_seq_item);
  `uvm_object_utils(fifo_main3_seq)
   fifo_seq_item seq_item;
    function new(string name = "fifo_main3_seq");
        super.new(name);
   task body;
       seq_item = fifo_seq_item::type_id::create("seq_item");
       repeat (99999) begin
       start_item(seq_item);
       assert (seq_item.randomize());
       finish_item (seq_item);
```

```
ifio_sequencer.sv

package fifo_sequencer_pkg;

import uvm_pkg::*;

import fifo_seq_item_pkg::*;

include "uvm_macros.svh"

class fifo_sequencer extends uvm_sequencer #(fifo_seq_item);

uvm_component_utils(fifo_sequencer);

function new (string name = "fifo_sequencer", uvm_component parent = null);

super.new (name,parent);
endfunction
endclass

endpackage
```

```
package fifo_driver_pkg;
import uvm_pkg::*;
import fifo_seq_item_pkg::*;
`include "uvm macros.svh'
class fifo driver extends uvm driver#(fifo seq item);
  `uvm_component_utils (fifo_driver)
 virtual fifo_if fifo_vif;
 fifo_seq_item stim_seq_item;
 function new (string name = "fifo_driver" , uvm_component parent = null);
   super.new (name,parent);
 task run_phase (uvm_phase phase);
   super.run_phase(phase);
    forever begin
       stim_seq_item = fifo_seq_item::type_id::create ("stim_seq_item");
        seq_item_port.get_next_item(stim_seq_item);
        fifo_vif.rst_n = stim_seq_item.rst_n;
       fifo_vif.wr_en = stim_seq_item.wr_en;
        fifo_vif.rd_en = stim_seq_item.rd_en;
        fifo_vif.data_in = stim_seq_item.data_in;
       @(negedge fifo_vif.clk);
        seq_item_port.item_done();
        `uvm_info("run_phase" , stim_seq_item.convert2string_stimulus(),UVM_HIGH)
endpackage
```

```
package fifo_monitor_pkg;
import uvm_pkg::*;
import fifo_seq_item_pkg::*;
`include "uvm_macros.svh"
class fifo monitor extends uvm monitor;
 `uvm_component_utils (fifo_monitor)
virtual fifo_if fifo_vif;
fifo_seq_item rsp_seq_item;
uvm_analysis_port #(fifo_seq_item) mon_ap;
 function new (string name = "fifo_monitor" , uvm_component parent = null);
    super.new (name,parent);
 function void build_phase (uvm_phase phase);
 super.build_phase(phase);
 mon_ap = new("mon_ap",this);
 task run_phase (uvm_phase phase);
    super.run_phase(phase);
    forever begin
        rsp_seq_item = fifo_seq_item::type_id::create ("rsp_seq_item");
        @(negedge fifo_vif.clk);
        rsp_seq_item.rst_n = fifo_vif.rst_n;
        rsp_seq_item.wr_en = fifo_vif.wr_en;
        rsp_seq_item.rd_en = fifo_vif.rd_en;
        rsp_seq_item.data_in = fifo_vif.data_in;
        rsp_seq_item.data_out = fifo_vif.data_out;
        rsp_seq_item.wr_ack = fifo_vif.wr_ack;
        rsp_seq_item.full = fifo_vif.full;
        rsp_seq_item.empty = fifo_vif.empty;
        rsp_seq_item.almostfull = fifo_vif.almostfull;
        rsp_seq_item.almostempty = fifo_vif.almostempty;
        rsp_seq_item.overflow = fifo_vif.overflow;
        rsp_seq_item.underflow = fifo_vif.underflow;
        mon_ap.write(rsp_seq_item);
        `uvm_info("run_phase" , rsp_seq_item.convert2string_stimulus(),UVM_HIGH)
    end
endpackage
```

```
fifo_coverage.sv
      package fifo_coverage_pkg;
      import fifo_seq_item_pkg::*;
      import uvm_pkg::*;
      `include "uvm_macros.svh"
        class fifo_coverage extends uvm_component;
          `uvm_component_utils(fifo_coverage)
          uvm_analysis_export #(fifo_seq_item) cov_export;
          uvm_tlm_analysis_fifo # (fifo_seq_item) cov_fifo;
          fifo_seq_item seq_item_cov;
              covergroup cvr_gp ;
                  cover_wr_en : coverpoint seq_item_cov.wr_en ;
                  cover_rd_en : coverpoint seq_item_cov.rd_en ;
                  cover_wr_ack : coverpoint seq_item_cov.wr_ack ;
                  cover_overflow : coverpoint seq_item_cov.overflow;
                  cover_underflow : coverpoint seq_item_cov.underflow ;
                  cover_full : coverpoint seq_item_cov.full ;
                  cover_empty : coverpoint seq_item_cov.empty ;
                  cover_almostfull : coverpoint seq_item_cov.almostfull ;
                  cover_almostempty : coverpoint seq_item_cov.almostempty ;
                  label_cross1 : cross cover_wr_en , cover_rd_en , cover_wr_ack ;
 24
                  label_cross2 : cross cover_wr_en , cover_rd_en , cover_overflow ;
                  label\_cross3 : cross \ cover\_wr\_en \ , \ cover\_rd\_en \ , \ cover\_underflow \ ;
                  label_cross4 : cross cover_wr_en , cover_rd_en , cover_full ;
                   label_cross5 : cross cover_wr_en , cover_rd_en , cover_empty ;
                  label_cross6 : cross cover_wr_en , cover_rd_en , cover_almostfull ;
                  label_cross7 : cross cover_wr_en , cover_rd_en , cover_almostempty ;
        function new (string name = "fifo cov" , uvm component parent = null);
          super.new (name,parent);
          cvr_gp = new();
```

```
function void build_phase (uvm_phase phase);
  super.build phase (phase);
  cov_export = new("cov_export",this);
  cov_fifo = new("cov_fifo",this);
function void connect_phase(uvm_phase phase);
 super.connect_phase(phase);
 cov_export.connect(cov_fifo.analysis_export);
endfunction
task run_phase (uvm_phase phase);
 super.run_phase(phase);
 forever begin
 cov_fifo.get(seq_item_cov);
 cvr_gp.sample();
 end
endclass
endpackage
```

```
🔅 fifo_agent.sv
                                   Chat (CTRL + I) / Share (CTRL + L)
     package fifo_agent_pkg;
     import fifo_driver_pkg::*;
    import fifo_monitor_pkg::*;
   import fifo_sequencer_pkg::*;
   import fifo_seq_item_pkg::*;
 6 import fifo_conf_pkg::*;
     import uvm_pkg::*;
     `include "uvm_macros.svh"
       class fifo_agent extends uvm_agent;
         `uvm_component_utils(fifo_agent)
         fifo sequencer sqr;
         fifo driver drv;
         fifo monitor mon;
         fifo_config fifo_cfg;
         uvm_analysis_port #(fifo_seq_item) agt_ap;
       function new (string name = "fifo_agent" , uvm_component parent = null);
         super.new (name,parent);
         function void build_phase (uvm_phase phase);
       super.build_phase (phase);
          if (!uvm_config_db #(fifo_config)::get(this,"","CFG",fifo_cfg))
              `uvm_fatal ("build_phase","test - unable to get the configration");
         sqr = fifo_sequencer::type_id::create ("sqr",this);
         drv = fifo_driver::type_id::create ("drv",this);
         mon = fifo_monitor::type_id::create ("mon",this);
         agt_ap = new("agt_ap",this);
      function void connect_phase(uvm_phase phase);
        drv.fifo_vif = fifo_cfg.fifo_vif;
        mon.fifo_vif = fifo_cfg.fifo_vif;
        drv.seq_item_port.connect(sqr.seq_item_export);
        mon.mon_ap.connect(agt_ap);
     endpackage
```

```
package fifo_env_pkg;
import fifo_agent_pkg::*;
import fifo_sco_pkg::*;
import fifo_coverage_pkg::*;
import uvm_pkg::*;
`include "uvm_macros.svh"
class fifo env extends uvm env;
`uvm_component_utils (fifo_env)
fifo_agent agt;
fifo_coverage cov;
function new (string name = "fifo_env" , uvm_component parent = null);
    super.new (name,parent);
  function void build_phase (uvm_phase phase);
    super.build_phase (phase);
    agt = fifo_agent::type_id::create ("agt",this);
    sb = fifo_sco::type_id::create ("sb",this);
    cov = fifo_coverage::type_id::create ("cov",this);
  function void connect phase (uvm phase phase);
   agt.agt_ap.connect(sb.sb_export);
   agt.agt_ap.connect(cov.cov_export);
endpackage
```

```
package fifo_test_pkg;
import fifo_env_pkg::*;
import fifo_conf_pkg::*;
import fifo_seq_pkg::*;
import uvm_pkg::*;
`include "uvm macros.svh"
class fifo test extends uvm test;
  `uvm_component_utils (fifo_test)
  fifo_env env;
  fifo_config fifo_cfg;
  virtual fifo_if fifo_vif;
  fifo_main1_seq main1_seq;
  fifo_main2_seq main2_seq;
  fifo_main3_seq main3_seq;
  fifo_reset_seq reset_seq;
  function new (string name = "fifo_env" , uvm_component parent = null);
    super.new (name,parent);
  function void build_phase (uvm_phase phase);
    super.build_phase(phase);
    env = fifo_env::type_id::create ("env",this);
    fifo_cfg = fifo_config::type_id::create ("fifo_cfg");
    main1_seq = fifo_main1_seq::type_id::create("main1_seq");
    main2_seq = fifo_main2_seq::type_id::create("main2_seq");
    main3_seq = fifo_main3_seq::type_id::create("main3_seq");
    reset_seq = fifo_reset_seq::type_id::create("reset_seq");
    if (!uvm_config_db#(virtual fifo_if)::get(this,"","fifo_IF",fifo_cfg.fifo_vif))
       `uvm_fatal ("build_phase","test - unable to get the virtual interface");
       uvm_config_db#(fifo_config)::set(this,"*","CFG",fifo_cfg);
```

```
task run_phase (uvm_phase phase);
    super.run_phase(phase);
    phase.raise_objection(this);
    `uvm_info ("run_phase" , "reset asserted" , UVM_LOW)
    reset_seq.start(env.agt.sqr);
    `uvm_info ("run_phase" , "reset deasserted" , UVM_LOW)
    `uvm_info ("run_phase" , "stimulus generation started 1" , UVM_LOW)
    main1_seq.start(env.agt.sqr);
    `uvm_info ("run_phase" , "stimulus generation ended 1" , UVM_LOW)
    `uvm_info ("run_phase" , "stimulus generation started 2" , UVM_LOW)
    main2_seq.start(env.agt.sqr);
    `uvm_info ("run_phase" , "stimulus generation ended 2" , UVM_LOW)
    `uvm_info ("run_phase" , "stimulus generation started 3" , UVM_LOW)
    main3_seq.start(env.agt.sqr);
    `uvm_info ("run_phase" , "stimulus generation ended 3" , UVM_LOW)
    `uvm_info ("run_phase" , "reset asserted" , UVM_LOW)
    reset_seq.start(env.agt.sqr);
    `uvm_info ("run_phase" , "reset deasserted" , UVM_LOW)
   phase.drop_objection(this);
endclass: fifo test
endpackage
```

```
import uvm_pkg::*;
import givm_macros.svh"
import fifo_test_pkg::*;

module fifo_top();

bit clk;

initial begin
forever begin
#1 clk = ~clk;
end
end

fifo_if fifoif (clk);
fifo dut (fifoif);
bind fifo fifo_sva assertion (fifoif);

initial begin
uvm_config_db#(virtual fifo_if)::set(null,"uvm_test_top","fifo_IF",fifoif);
run_test("fifo_test");
end
endmodule
```

Do File:

```
vlib work
vlip work
vlog -f fifo_files.list +cover -covercells
vsim -voptargs=+acc work.fifo_top -cover
add wave /fifo_top/fifoif/*
coverage save fifo_tb.ucdb -onexit
run -all
```

Display:

Assertion:

```
Feature 1: when rst n is asserted, pointer and count = 0
Assertion:
(!rst n) |=>
(wr ptr == 0 && rd ptr == 0 && count == 0);
Feature_2: when write enable asserted and count less than fifo_depth (8),
wr ack = 1
Assertion:
(wr en && count < fifo depth) |=>
(wr ack == 1);
Feature 3: when write enable asserted and full is high, overflow = 1
Assertion:
(wr en && full) |=>
(overflow == 1);
Feature 4: when read enable is asserted and empty is high, underflow = 1
Assertion:
(wr en && empty) |=>
(underflow == 1);
Feature 5: when count = 0, empty = 1
Assertion:
(count == 0) \mid ->
(empty == 1);
Feature 6: when count = fifo depth, full = 1
Assertion:
(count == fifo depth) |->
(full == 1);
Feature 7: when count = fifo depth - 1, almostfull = 1
Assertion:
(count == fifo depth-1) |->
(almostfull == 1);
```

```
Feature 8: when count = 1, almostempty = 1
Assertion:
(count == 1) |->
(almostempty == 1);
Feature 9: when wr ptr = 7, the next change must be 0
Assertion:
(wr ptr == 7) |->
(wr ptr == 0) [=1];
Feature 10: when rd ptr = 7, the next change must be 0
Assertion:
(rd ptr == 7) \mid ->
(wr ptr == 0) [=1];
Feature 11: when count = 8, the next change must be 0 or 7
Assertion:
(count == 8) |->
((count == 7 | count == 0)) [=1];
Feature_12: when wr_en is asserted and count less than fifo_depth,
mem take the value in data in
Assertion:
(wr en && count < fifo depth) |=>
(mem[wr ptr] = $past(data in));
Feature 13: wr ptr should be less than fifo depth
Assertion:
(wr ptr < fifo depth)</pre>
Feature 14: rd ptr should be less than fifo depth
Assertion:
```

(rd ptr < fifo_depth)</pre>

Feature_15 : count should be less or equal than fifo_depth Assertion :

```
(count <= fifo_depth )</pre>
```


Feature_16: when wr_en is high and rd_en is low and full is low or wr_en is high and rd_en is high and empty is high, count increment


Assertion:


```
(({wr_rn,rd_en}==2'b10 && !full) || ({wr_rn,rd_en}==2'b11 &&
empty)) |=>
(count == $past(count) + 1);
```


Feature_17: when rd_en is high and wr_en is low and empty is low or rd_en is high and wr_en is high and full is high, count decrement Assertion:

```
(({wr_rn,rd_en}==2'b01 && !empty) || ({wr_rn,rd_en}==2'b11 &&
full)) |=>
(count == $past(count) - 1);
```











Covergroup:






Codecoverage:

Toggle Coverage:								
Enabled Coverage	Bins	Hits	Misses	Coverag	e -			
	86			100.00				
Toggle Details								
Toggle Coverage for File fifo_if.sv								
Line			1H-	>0L	0L->1H	"Coverage"		
5		clk		1	1	100.00		
6		wr_en		1	1			
6		cst_n		1	1			
6		rd_en		1	1			
7 7		ta_in[9] ta_in[8]		1 1	1 1	100.00		
7		ta_in[8] ta_in[7]		1	1	100.00 100.00		
7		ta_in[6]		1	1	100.00		
7		ta_in[5]		1	1			
7		ta in[4]		1	1	100.00		
7	da	ta_in[3]		1	1	100.00		
7	da	ta_in[2]		1	1	100.00		
7		ta_in[1]		1	1			
7		a_in[15]		1	1	100.00		
7		a_in[14]		1	1	100.00		
7 7		a_in[13]		1 1	1 1	100.00		
7		a_in[12] a_in[11]		1	1	100.00 100.00		
7		a_in[11]		1	1	100.00		
7		ta_in[0]		1	1	100.00		
8		a out[9]		1	1	100.00		
8		a out[8]		1	1	100.00		
8		a_out[7]		1	1	100.00		
8	dat	a_out[6]		1	1	100.00		
8		a_out[5]		1	1	100.00		
8		a_out[4]		1	1	100.00		
8		a_out[3]		1 1	1	100.00		
8 8		a_out[2] a_out[1]		1	1 1	100.00 100.00		
8		out[15]		1	1	100.00		
8		out[14]		1	1	100.00		
8		out[13]		1	1	100.00		
8		out[12]		1	1	100.00		
8		out[11]		1	1	100.00		
8		_out[10]		1	1	100.00		
8	dat	a_out[0]		1	1	100.00		
9		wr_ack overflow		1 1	1 1	100.00 100.00		
10		nderflow		1	1	100.00		
10		full		1	1	100.00		
10		empty		1	1	100.00		
10	al	mostfull		1	1	100.00		
10	alm	ostempty		1	1	100.00		
Total Node Count =	43							
Toggled Node Count =	43							
Untoggled Node Count =	0							
- 1 -	0.00% (***	05.14						
Toggle Coverage = 100	0.00% (86 of							


Toggle Coverage: Enabled Coverage	Ε	3ins Hits	Misses (Coverage			
Toggles		20 20	0	100.00%			
	=====То	ggle Details=====	=======		====		
Toggle Coverage for File fifo.sv							
Line		Node	1H->0	0L->1	H "Coverage"		
14		wr ptr[2]		1	100.00		
14		wr_ptr[1]		1	1 100.00		
14		wr_ptr[0]		1	1 100.00		
14		rd_ptr[2]			1 100.00		
14		rd_ptr[1]		1	1 100.00		
14		rd_ptr[0]		1	1 100.00		
15		count[3]			1 100.00		
15		count[2]		1	1 100.00		
15		count[1]			1 100.00		
15		count[0]		1	1 100.00		
Total Node Count	= 10						
Toggled Node Count							
Untoggled Node Count	= 0						
Toggle Coverage	= 100.00%	(20 of 20 bins)					

Toggre coverage = 100.00% (20 01 20 01	115)			
Statement Coverage: Enabled Coverage Statements		Bins 27	Hits 27	Misses 0	Coverage 100.00%
Enabled Coverage: Enabled Coverage Branches	Bins 25	Hits 25	Misses 	 Coverage 100.00%	

Sequence_1 write_only:



Sequence_2 read only:




Sequence_3 randmize write and read:



Structure:

UVM Structure



1. Top Module (Testbench Top)

- Instantiates the **DUT (Design Under Test)**
- Instantiates the Interface
- Connects the interface to both the DUT and the testbench
- Runs the UVM testbench

2. Interface

The interface groups DUT signals together ,making them easier to pass into the UVM testbench via a **virtual** interface.

3. Driver

The **driver** is a component that converts **transaction-level objects** (e.g., packets, data structures) into **pin-level activity** — i.e., toggling interface signals to stimulate the DUT.

- It inherits from uvm_driver.
- It receives transactions from the **sequencer**.
- It uses the virtual interface to drive the DUT.

4. Monitor

The **monitor** passively observes the DUT signals via the interface and **converts signal-level activity back into transactions**.

- It does not drive signals
- It collects transactions and forwards them to a scoreboard or coverage collector

5. Sequencer and Sequence

- The sequencer sends sequences of transactions to the driver.
- The sequence is like a script that creates and sends test data

6. Scoreboard (Analysis and Checking)

- Receives transactions from the monitor
- Compares actual output with expected output
- Reports PASS/FAIL or logs discrepancies

7. Environment and Test

- The Environment instantiates and connects all components (driver, monitor, scoreboard).
- The Test starts sequences and drives the simulation.

8. Summary Flow

```
[ Top Module (tb_top) ]

↓

[ Interface ] ↔ [ DUT ]

↓

[ UVM Testbench ]

├─ Driver ← Sequences from Sequencer

├─ Monitor → Sends data to Scoreboard

└─ Scoreboard → Compares expected vs actual
```