

Abdalrahman Taha Mahmed

FIFO Using UVM

Verification Plan :

label	description	stimulus generation	function functionality check
fifo_1	when the rst_n is asserted the pointer and count must be low	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct
fifo_2	main_seq_1: write enable is high to only write	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct
fifo_3	main_seq_2: read enable is high to only read	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct
fifo_4	main_seq_3: randmize write and read enable to write and read	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct
fifo_5	when the rst_n is asserted the pointer and count must be low	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct

Codes:

```
fifo.sv
8  module fifo(fifo_if.DUT fifoif);
9
10 parameter max_fifo_addr = $clog2(fifoif.FIFO_DEPTH);
11
12 reg [fifoif.FIFO_WIDTH-1:0] mem [fifoif.FIFO_DEPTH-1:0];
13 reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
14 reg [max_fifo_addr:0] count;
15
16 always @(posedge fifoif.clk or negedge fifoif.rst_n) begin
17     if (!fifoif.rst_n) begin
18         wr_ptr <= 0;
19         // BUG DETECTED : wr_ack should be Low when reset is asserted .
20         fifoif.wr_ack <= 0 ;
21         // BUG DETECTED : overflow should be Low when reset is asserted .
22         fifoif.overflow <= 0 ;
23     end
24     // Writing Block
25     else if (fifoif.wr_en && count < fifoif.FIFO_DEPTH ) begin
26         mem[wr_ptr] <= fifoif.data_in;
27         fifoif.wr_ack <= 1;
28         wr_ptr <= wr_ptr + 1;
29     end
30     else begin
31         fifoif.wr_ack <= 0;
32         if (fifoif.full & fifoif.wr_en)
33             fifoif.overflow <= 1;
34         else
35             fifoif.overflow <= 0;
36     end
37 end
38 end
39
40
41 // Reading Block
42 always @(posedge fifoif.clk or negedge fifoif.rst_n) begin
43     if (!fifoif.rst_n) begin
44         rd_ptr <= 0;
45         // BUG DETECTED : Underflow should be Low when reset is asserted .
46         fifoif.underflow <= 0 ;
47     end
48     else if (fifoif.rd_en && count != 0 ) begin
49         fifoif.data_out <= mem[rd_ptr];
50         rd_ptr <= rd_ptr + 1;
51     end
52 end
```

```

51     end
52     // BUG DETECTED : Underflow output should be Sequential .
53     else begin
54         if (fifoif.empty & fifoif.rd_en)
55             fifoif.underflow <= 1;
56         else
57             fifoif.underflow <= 0;
58     end
59 end
60
61 always @(posedge fifoif.clk or negedge fifoif.rst_n) begin
62     if (!fifoif.rst_n) begin
63         count <= 0;
64     end
65     else begin
66         if ( ((fifoif.wr_en, fifoif.rd_en) == 2'b10) && !fifoif.full)
67             count <= count + 1;
68         else if ( ((fifoif.wr_en, fifoif.rd_en) == 2'b01) && !fifoif.empty)
69             count <= count - 1;
70         // BUG DETECTED : Uncovered case when both wr_en and rd_en are high and fifoifo if full , Reading process happens .
71         else if ( ((fifoif.wr_en, fifoif.rd_en) == 2'b11) && fifoif.full)
72             count <= count - 1;
73         //BUG DETECTED : Uncovered case when both wr_en and rd_en are high and fifoifo if empty , Writing process happens .
74         else if ( ((fifoif.wr_en, fifoif.rd_en) == 2'b11) && fifoif.empty)
75             count <= count + 1;
76     end
77 end
78 end
79
80 assign fifoif.full = (count == fifoif.FIFO_DEPTH)? 1 : 0;
81 assign fifoif.empty = (count == 0)? 1 : 0;
82 //BUG DETECTED : almostfull is high when there is two spots empty , while it should be only one .
83 assign fifoif.almostfull = (count == fifoif.FIFO_DEPTH-1)? 1 : 0;
84 assign fifoif.almostempty = (count == 1)? 1 : 0;
85
86
87 endmodule

```

```

1  module fifo_sva ( fifo_if.DUT fifoif );
2
3      property reset_check;
4          @(posedge fifoif.clk) (!fifoif.rst_n) |> (fifoif.wr_ptr == 0 && fifoif.rd_ptr == 0 && fifoif.count == 0);
5      endproperty
6      assert property (reset_check) else $error(" error in rst ");
7      cover property (reset_check);
8
9      property check1;
10         @(posedge fifoif.clk) disable iff (!fifoif.rst_n)
11             ( fifoif.wr_en && fifoif.count < fifoif.FIFO_DEPTH ) |>
12             (fifoif.wr_ack == 1);
13     endproperty
14     assert property (check1) else $error("error in check1");
15     cover property (check1);
16
17     property check2;
18         @(posedge fifoif.clk) disable iff (!fifoif.rst_n)
19             ( fifoif.wr_en && fifoif.full ) |>
20             (fifoif.overflow == 1);
21     endproperty
22     assert property (check2) else $error("error in check2");
23     cover property (check2);
24
25     property check3;
26         @(posedge fifoif.clk) disable iff (!fifoif.rst_n)
27             ( fifoif.rd_en && fifoif.empty ) |>
28             (fifoif.underflow == 1);
29     endproperty
30     assert property (check3) else $error("error in check3");
31     cover property (check3);
32
33     property check4;
34         @(posedge fifoif.clk) disable iff (!fifoif.rst_n)
35             ( fifoif.count == 0 ) |>
36             (fifoif.empty);
37     endproperty
38     assert property (check4) else $error("error in check4");
39     cover property (check4);
40
41     property check5;
42         @(posedge fifoif.clk) disable iff (!fifoif.rst_n)
43             ( fifoif.count == fifoif.FIFO_DEPTH ) |>
44             (fifoif.full);
45     endproperty
46     assert property (check5) else $error("error in check5");
47     cover property (check5);
48

```

```

49     property check6;
50         @(posedge fifoif.clk) disable iff (!fifoif.rst_n)
51             ( fifo.count == fifoif.FIFO_DEPTH - 1 ) |->
52                 (fifoif.almostfull);
53     endproperty
54     assert property (check6) else $error("error in check6");
55     cover property (check6);
56
57     property check7;
58         @(posedge fifoif.clk) disable iff (!fifoif.rst_n)
59             ( fifo.count == 1 ) |->
60                 (fifoif.almostempty);
61     endproperty
62     assert property (check7) else $error("error in check7");
63     cover property (check7);
64
65     property check8;
66         @(posedge fifoif.clk) disable iff (!fifoif.rst_n)
67             ( fifo.wr_ptr == 7 ) |-> (fifo.wr_ptr == 0) [=1];
68     endproperty
69     assert property (check8) else $error("error in check8");
70     cover property (check8);
71
72     property check9;
73         @(posedge fifoif.clk) disable iff (!fifoif.rst_n)
74             ( fifo.rd_ptr == 7 ) |-> (fifo.rd_ptr == 0) [=1];
75     endproperty
76     assert property (check9) else $error("error in check9");
77     cover property (check9);
78
79     property check10;
80         @(posedge fifoif.clk) disable iff (!fifoif.rst_n)
81             ( fifo.count == 8 ) |-> (fifo.count == 0 || fifo.count == 7) [=1];
82     endproperty
83     assert property (check10) else $error("error in check10");
84     cover property (check10);
85
86     property check11;
87         @(posedge fifoif.clk) disable iff (!fifoif.rst_n)
88             ( (fifoif.wr_en && fifo.count < fifoif.FIFO_DEPTH)
89             |> ( fifo.mem[$past(fifo.wr_ptr)] <= $past(fifoif.data_in) ) );
90     endproperty
91     assert property (check11) else $error("error in check11");
92     cover property (check11);
93

```

```

94     property check12 ;
95         @(posedge fifoif.clk) disable iff (!fifoif.rst_n)
96             (fifo.wr_ptr < fifoif.FIFO_DEPTH) ;
97     endproperty
98     assert property (check12 ) else $error("error in check12 ");
99     cover property (check12 );
100
101     property check13 ;
102         @(posedge fifoif.clk) disable iff (!fifoif.rst_n)
103             (fifo.rd_ptr < fifoif.FIFO_DEPTH) ;
104     endproperty
105     assert property (check13) else $error("error in check13");
106     cover property (check13);
107
108     property check14 ;
109         @(posedge fifoif.clk) disable iff (!fifoif.rst_n)
110             (fifo.count <= fifoif.FIFO_DEPTH) ;
111     endproperty
112     assert property (check14) else $error("error in check14");
113     cover property (check14);
114
115     property check15;
116         @(posedge fifoif.clk) disable iff (!fifoif.rst_n)
117             ( ({fifoif.wr_en, fifoif.rd_en} == 2'b10) && !fifoif.full) || ( ({fifoif.wr_en, fifoif.rd_en} == 2'b11) && fifoif.empty)
118             |> (fifo.count == $past(fifo.count)+1);
119     endproperty
120     assert property (check15) else $error("error in check15");
121     cover property (check15);
122
123     property check16;
124         @(posedge fifoif.clk) disable iff (!fifoif.rst_n)
125             ( ({fifoif.wr_en, fifoif.rd_en} == 2'b01) && !fifoif.empty) || ( ({fifoif.wr_en, fifoif.rd_en} == 2'b11) && fifoif.full)
126             |> (fifo.count == $past(fifo.count)-1);
127     endproperty
128     assert property (check16) else $error("error in check16");
129     cover property (check16);
130
131     endmodule

```

```

1 interface fifo_if (clk);
2     parameter FIFO_WIDTH = 16;
3     parameter FIFO_DEPTH = 8;
4
5     input bit clk ;
6     logic rst_n, wr_en, rd_en;
7     logic [FIFO_WIDTH-1:0] data_in;
8     logic [FIFO_WIDTH-1:0] data_out;
9     logic wr_ack, overflow;
10    logic full, empty, almostfull, almostempty, underflow;
11
12    modport DUT (
13        input data_in,clk, rst_n, wr_en, rd_en,
14        output data_out,wr_ack, overflow,full, empty, almostfull, almostempty, underflow);
15
16
17    endinterface

```

```

1 package fifo_seq_item_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4
5 parameter FIFO_WIDTH = 16;
6 parameter FIFO_DEPTH = 8;
7
8 class fifo_seq_item extends uvm_sequence_item;
9     `uvm_object_utils(fifo_seq_item);
10
11     rand logic rst_n, wr_en, rd_en;
12     rand logic [FIFO_WIDTH-1:0] data_in;
13     logic [FIFO_WIDTH-1:0] data_out;
14     logic wr_ack, overflow;
15     logic full, empty, almostfull, almostempty, underflow;
16
17     int RD_EN_ON_DIST = 30;
18     int WR_EN_ON_DIST = 70;
19
20     function new (string name = "fifo_seq_item");
21         super.new (name);
22     endfunction
23
24     function string convert2string();
25         return $sformatf("%s rst_n=%b data_in=%b data_out=%b ",super.convert2string(),rst_n,data_in,data_out);
26     endfunction
27
28     function string convert2string_stimulus();
29         return $sformatf(" rst_n=%b data_in=%b data_out=%b",rst_n,data_in,data_out);
30     endfunction
31
32     constraint rst_n_c {
33         rst_n dist {0:=1 , 1:=99};
34     }
35
36     constraint wr_en_c {
37         wr_en dist {0:=(100-WR_EN_ON_DIST) , 1:=WR_EN_ON_DIST};
38         rd_en == 0;
39     }
40
41     constraint rd_en_c {
42         rd_en dist {0:=(100-RD_EN_ON_DIST) , 1:=RD_EN_ON_DIST};
43         wr_en == 0;
44     }
45
46
47 endclass

```

```

1 package fifo_sco_pkg;
2 import fifo_seq_item_pkg::*;
3 import uvm_pkg::*;
4 `include "uvm_macros.svh"
5
6 class fifo_sco extends uvm_scoreboard;
7     `uvm_component_utils(fifo_sco)
8
9     uvm_analysis_export #(fifo_seq_item) sb_export;
10    uvm_tlm_analysis_fifo #(fifo_seq_item) sb_fifo;
11    fifo_seq_item seq_item_sb;
12
13    parameter FIFO_WIDTH = 16;
14    parameter FIFO_DEPTH = 8;
15    localparam max_fifo_addr = $clog2(FIFO_DEPTH);
16    logic [FIFO_WIDTH-1:0] data_out_ref;
17    logic [FIFO_WIDTH-1:0] Queue [$] ;
18    logic [max_fifo_addr:0] count;
19
20    int error_count = 0;
21    int correct_count = 0;
22    function new (string name = "fifo_sco" , uvm_component parent = null);
23        super.new (name,parent);
24    endfunction
25
26    function void build_phase (uvm_phase phase);
27        super.build_phase (phase);
28        sb_export = new("sb_export",this);
29        sb_fifo = new("sb_fifo",this);
30    endfunction
31
32    function void connect_phase(uvm_phase phase);
33        super.connect_phase(phase);
34        sb_export.connect(sb_fifo.analysis_export);
35    endfunction
36
37    task run_phase (uvm_phase phase);
38        super.run_phase(phase);
39        forever begin
40            sb_fifo.get(seq_item_sb);
41            ref_model(seq_item_sb);
42            if ((seq_item_sb.data_out != data_out_ref)) begin
43                `uvm_error("run_phase",$sformatf("compartion failed while ref = %b",data_out_ref))
44                error_count++;
45            end
46            else
47                correct_count++;
48        end
49    endtask
50 endclass

```

```

48     end
49   endtask
50
51   task ref_model (fifo_seq_item seq_item_chk);
52
53     if (!seq_item_chk.rst_n) begin
54       Queue <= {};
55       count <= 0;
56     end
57     else begin
58
59       if (seq_item_chk.wr_en && count < FIFO_DEPTH) begin
60         Queue.push_back(seq_item_chk.data_in);
61         count <= Queue.size();
62       end
63
64       if (seq_item_chk.rd_en && count != 0) begin
65         data_out_ref <= Queue.pop_front();
66         count <= Queue.size();
67       end
68     end
69   end
70
71   endtask
72
73   function void report_phase (uvm_phase phase);
74     super.report_phase(phase);
75     `uvm_info("report_phase",$sformatf("corect = %d",correct_count) , UVM_MEDIUM)
76     `uvm_info("report_phase",$sformatf("error = %d",error_count) , UVM_MEDIUM)
77   endfunction
78   endclass
79   endpackage

```

```

fifo_config.sv
1  package fifo_conf_pkg;
2  import uvm_pkg::*;
3  `include "uvm_macros.svh"
4
5  class fifo_config extends uvm_object;
6    `uvm_object_utils(fifo_config)
7
8    virtual fifo_if fifo_vif;
9
10   function new (string name = "fifo_config");
11     super.new(name);
12
13   endfunction
14
15   endclass
16   endpackage

```

```

3  import fifo_seq_item_pkg::*;
4  `include "uvm_macros.svh"
5
6  class fifo_reset_seq extends uvm_sequence #(fifo_seq_item);
7      `uvm_object_utils(fifo_reset_seq)
8      fifo_seq_item seq_item;
9
10     function new(string name = "fifo_reset_seq");
11         super.new(name);
12     endfunction
13
14     task body;
15         seq_item = fifo_seq_item::type_id::create("seq_item");
16         start_item(seq_item);
17         // #0; seq_item.rst_n = 1; #0;
18         seq_item.rst_n = 0;
19         $assertoff;
20         finish_item (seq_item);
21     endtask
22 endclass
23
24 class fifo_main1_seq extends uvm_sequence #(fifo_seq_item);
25     `uvm_object_utils(fifo_main1_seq)
26     fifo_seq_item seq_item;
27
28     function new(string name = "fifo_main1_seq");
29         super.new(name);
30     endfunction
31
32     task body;
33         seq_item = fifo_seq_item::type_id::create("seq_item");
34         $asserton;
35         seq_item.wr_en = 1;
36         seq_item.rd_en = 0;
37         seq_item.wr_en.rand_mode(0);
38         seq_item.rd_en.rand_mode(0);
39         repeat (999) begin
40             start_item(seq_item);
41             assert (seq_item.randomize());
42             finish_item (seq_item);

```

```

51     function new(string name = "fifo_main2_seq");
52         super.new(name);
53     endfunction
54
55     task body;
56         seq_item = fifo_seq_item::type_id::create("seq_item");
57         seq_item.wr_en = 0;
58         seq_item.rd_en = 1;
59         seq_item.wr_en.rand_mode(0);
60         seq_item.rd_en.rand_mode(0);
61         repeat (999) begin
62             start_item(seq_item);
63             assert (seq_item.randomize());
64             finish_item (seq_item);
65         end
66     endtask
67 endclass
68
69 class fifo_main3_seq extends uvm_sequence #(fifo_seq_item);
70     `uvm_object_utils(fifo_main3_seq)
71     fifo_seq_item seq_item;
72
73     function new(string name = "fifo_main3_seq");
74         super.new(name);
75     endfunction
76
77     task body;
78         seq_item = fifo_seq_item::type_id::create("seq_item");
79         repeat (99999) begin
80             start_item(seq_item);
81             assert (seq_item.randomize());
82             finish_item (seq_item);

```

```

fifo_sequencer.sv
1  package fifo_sequencer_pkg;
2  import uvm_pkg::*;
3  import fifo_seq_item_pkg::*;
4  `include "uvm_macros.svh"
5
6  class fifo_sequencer extends uvm_sequencer #(fifo_seq_item);
7      `uvm_component_utils(fifo_sequencer);
8
9  function new (string name = "fifo_sequencer" , uvm_component parent = null);
10     super.new (name,parent);
11 endfunction
12 endclass
13
14 endpackage

```



```

1  package fifo_driver_pkg;
2  import uvm_pkg::*;
3  import fifo_seq_item_pkg::*;
4  `include "uvm_macros.svh"
5
6  class fifo_driver extends uvm_driver#(fifo_seq_item);
7      `uvm_component_utils (fifo_driver)
8
9      virtual fifo_if fifo_vif;
10     fifo_seq_item stim_seq_item;
11
12     function new (string name = "fifo_driver" , uvm_component parent = null);
13         super.new (name,parent);
14     endfunction
15
16     task run_phase (uvm_phase phase);
17         super.run_phase(phase);
18         forever begin
19             stim_seq_item = fifo_seq_item::type_id::create ("stim_seq_item");
20             seq_item_port.get_next_item(stim_seq_item);
21             @(negedge fifo_vif.clk);
22             fifo_vif.rst_n = stim_seq_item.rst_n;
23             fifo_vif.wr_en = stim_seq_item.wr_en;
24             fifo_vif.rd_en = stim_seq_item.rd_en;
25             fifo_vif.data_in = stim_seq_item.data_in;
26             @(negedge fifo_vif.clk);
27             seq_item_port.item_done();
28             `uvm_info("run_phase" , stim_seq_item.convert2string_stimulus(),UVM_HIGH)
29         end
30     endtask
31
32 endclass
33
34
35 endpackage

```

```

1  package fifo_monitor_pkg;
2  import uvm_pkg::*;
3  import fifo_seq_item_pkg::*;
4  `include "uvm_macros.svh"
5
6  class fifo_monitor extends uvm_monitor;
7      `uvm_component_utils (fifo_monitor)
8
9  virtual fifo_if fifo_vif;
10     fifo_seq_item rsp_seq_item;
11     uvm_analysis_port #(fifo_seq_item) mon_ap;
12
13     function new (string name = "fifo_monitor" , uvm_component parent = null);
14         super.new (name,parent);
15     endfunction
16
17     function void build_phase (uvm_phase phase);
18         super.build_phase(phase);
19         mon_ap = new("mon_ap",this);
20     endfunction
21
22     task run_phase (uvm_phase phase);
23         super.run_phase(phase);
24         forever begin
25             rsp_seq_item = fifo_seq_item::type_id::create ("rsp_seq_item");
26             @(negedge fifo_vif.clk);
27             rsp_seq_item.rst_n = fifo_vif.rst_n;
28             rsp_seq_item.wr_en = fifo_vif.wr_en;
29             rsp_seq_item.rd_en = fifo_vif.rd_en;
30             rsp_seq_item.data_in = fifo_vif.data_in;
31             rsp_seq_item.data_out = fifo_vif.data_out;
32             rsp_seq_item.wr_ack = fifo_vif.wr_ack;
33             rsp_seq_item.full = fifo_vif.full;
34             rsp_seq_item.empty = fifo_vif.empty;
35             rsp_seq_item.almostfull = fifo_vif.almostfull;
36             rsp_seq_item.almostempty = fifo_vif.almostempty;
37             rsp_seq_item.overflow = fifo_vif.overflow;
38             rsp_seq_item.underflow = fifo_vif.underflow;
39             mon_ap.write(rsp_seq_item);
40             `uvm_info("run_phase" , rsp_seq_item.convert2string_stimulus(),UVM_HIGH)
41         end
42     endtask
43 endclass
44 endpackage

```

fifo_coverage.sv

```
1  package fifo_coverage_pkg;
2  import fifo_seq_item_pkg::*;
3  import uvm_pkg::*;
4  `include "uvm_macros.svh"
5
6  class fifo_coverage extends uvm_component;
7      `uvm_component_utils(fifo_coverage)
8
9      uvm_analysis_export #(fifo_seq_item) cov_export;
10     uvm_tlm_analysis_fifo #(fifo_seq_item) cov_fifo;
11     fifo_seq_item seq_item_cov;
12
13     covergroup cvr_gp ;
14         cover_wr_en : coverpoint seq_item_cov.wr_en ;
15         cover_rd_en : coverpoint seq_item_cov.rd_en ;
16         cover_wr_ack : coverpoint seq_item_cov.wr_ack ;
17         cover_overflow : coverpoint seq_item_cov.overflow ;
18         cover_underflow : coverpoint seq_item_cov.underflow ;
19         cover_full : coverpoint seq_item_cov.full ;
20         cover_empty : coverpoint seq_item_cov.empty ;
21         cover_almostfull : coverpoint seq_item_cov.almostfull ;
22         cover_almostempty : coverpoint seq_item_cov.almostempty ;
23
24         label_cross1 : cross cover_wr_en , cover_rd_en , cover_wr_ack ;
25         label_cross2 : cross cover_wr_en , cover_rd_en , cover_overflow ;
26         label_cross3 : cross cover_wr_en , cover_rd_en , cover_underflow ;
27         label_cross4 : cross cover_wr_en , cover_rd_en , cover_full ;
28         label_cross5 : cross cover_wr_en , cover_rd_en , cover_empty ;
29         label_cross6 : cross cover_wr_en , cover_rd_en , cover_almostfull ;
30         label_cross7 : cross cover_wr_en , cover_rd_en , cover_almostempty ;
31     endgroup
32
33     function new (string name = "fifo_cov" , uvm_component parent = null);
34         super.new (name,parent);
35         cvr_gp = new();
36     endfunction
```

```
37
38     function void build_phase (uvm_phase phase);
39         super.build_phase (phase);
40         cov_export = new("cov_export",this);
41         cov_fifo = new("cov_fifo",this);
42     endfunction
43
44     function void connect_phase(uvm_phase phase);
45         super.connect_phase(phase);
46         cov_export.connect(cov_fifo.analysis_export);
47     endfunction
48
49     task run_phase (uvm_phase phase);
50         super.run_phase(phase);
51         forever begin
52             cov_fifo.get(seq_item_cov);
53             cvr_gp.sample();
54         end
55     endtask
56
57 endclass
58
59 endpackage
```

fifo_agent.sv

Chat (CTRL + I) / Share (CTRL + L)

```
1  package fifo_agent_pkg;
2  import fifo_driver_pkg::*;
3  import fifo_monitor_pkg::*;
4  import fifo_sequencer_pkg::*;
5  import fifo_seq_item_pkg::*;
6  import fifo_conf_pkg::*;
7  import uvm_pkg::*;
8  `include "uvm_macros.svh"
9
10 class fifo_agent extends uvm_agent;
11     `uvm_component_utils(fifo_agent)
12
13     fifo_sequencer sqr;
14     fifo_driver drv;
15     fifo_monitor mon;
16     fifo_config fifo_cfg;
17     uvm_analysis_port #(fifo_seq_item) agt_ap;
18
19     function new (string name = "fifo_agent" , uvm_component parent = null);
20         super.new (name,parent);
21     endfunction
22
23     function void build_phase (uvm_phase phase);
24         super.build_phase (phase);
25         if (!uvm_config_db #(fifo_config)::get(this,"","CFG",fifo_cfg))
26             `uvm_fatal ("build_phase","test - unable to get the configuration");
27
28         sqr = fifo_sequencer::type_id::create ("sqr",this);
29         drv = fifo_driver::type_id::create ("drv",this);
30         mon = fifo_monitor::type_id::create ("mon",this);
31         agt_ap = new("agt_ap",this);
32     endfunction
33
34     function void connect_phase(uvm_phase phase);
35         drv.fifo_vif = fifo_cfg.fifo_vif;
36         mon.fifo_vif = fifo_cfg.fifo_vif;
37         drv.seq_item_port.connect(sqr.seq_item_export);
38         mon.mon_ap.connect(agt_ap);
39     endfunction
40 endclass
41
42 endpackage
```

```

2  package fifo_env_pkg;
3  import fifo_agent_pkg::*;
4  import fifo_sco_pkg::*;
5  import fifo_coverage_pkg::*;
6  import uvm_pkg::*;
7  `include "uvm_macros.svh"
8
9  class fifo_env extends uvm_env;
10     `uvm_component_utils (fifo_env)
11
12     fifo_agent agt;
13     fifo_sco sb;
14     fifo_coverage cov;
15
16     function new (string name = "fifo_env" , uvm_component parent = null);
17         super.new (name,parent);
18     endfunction
19
20     function void build_phase (uvm_phase phase);
21         super.build_phase (phase);
22         agt = fifo_agent::type_id::create ("agt",this);
23         sb = fifo_sco::type_id::create ("sb",this);
24         cov = fifo_coverage::type_id::create ("cov",this);
25     endfunction
26
27     function void connect_phase (uvm_phase phase);
28         agt.agt_ap.connect(sb.sb_export);
29         agt.agt_ap.connect(cov.cov_export);
30     endfunction
31
32 endclass
33 endpackage

```

```

2  package fifo_test_pkg;
3  import fifo_env_pkg::*;
4  import fifo_conf_pkg::*;
5  import fifo_seq_pkg::*;
6  import uvm_pkg::*;
7  `include "uvm_macros.svh"
8
9  class fifo_test extends uvm_test;
10
11     `uvm_component_utils (fifo_test)
12
13     fifo_env env;
14     fifo_config fifo_cfg;
15     virtual fifo_if fifo_vif;
16     fifo_main1_seq main1_seq;
17     fifo_main2_seq main2_seq;
18     fifo_main3_seq main3_seq;
19     fifo_reset_seq reset_seq;
20
21     function new (string name = "fifo_env" , uvm_component parent = null);
22         super.new (name,parent);
23     endfunction
24
25     function void build_phase (uvm_phase phase);
26         super.build_phase(phase);
27         env = fifo_env::type_id::create ("env",this);
28         fifo_cfg = fifo_config::type_id::create ("fifo_cfg");
29         main1_seq = fifo_main1_seq::type_id::create("main1_seq");
30         main2_seq = fifo_main2_seq::type_id::create("main2_seq");
31         main3_seq = fifo_main3_seq::type_id::create("main3_seq");
32         reset_seq = fifo_reset_seq::type_id::create("reset_seq");
33
34         if (!uvm_config_db#(virtual fifo_if)::get(this,"", "fifo_IF",fifo_cfg.fifo_vif))
35             `uvm_fatal ("build_phase","test - unable to get the virtual interface");
36
37         uvm_config_db#(fifo_config)::set(this,"*", "CFG",fifo_cfg);
38
39     endfunction
40

```

```
task run_phase (uvm_phase phase);
    super.run_phase(phase);
    phase.raise_objection(this);

    //reset
    `uvm_info ("run_phase" , "reset asserted" , UVM_LOW)
    reset_seq.start(env.agt.sqr);
    `uvm_info ("run_phase" , "reset deasserted" , UVM_LOW)

    //main1
    `uvm_info ("run_phase" , "stimulus generation started 1" , UVM_LOW)
    main1_seq.start(env.agt.sqr);
    `uvm_info ("run_phase" , "stimulus generation ended 1" , UVM_LOW)

    //main2
    `uvm_info ("run_phase" , "stimulus generation started 2" , UVM_LOW)
    main2_seq.start(env.agt.sqr);
    `uvm_info ("run_phase" , "stimulus generation ended 2" , UVM_LOW)

    //main3
    `uvm_info ("run_phase" , "stimulus generation started 3" , UVM_LOW)
    main3_seq.start(env.agt.sqr);
    `uvm_info ("run_phase" , "stimulus generation ended 3" , UVM_LOW)

    //reset
    `uvm_info ("run_phase" , "reset asserted" , UVM_LOW)
    reset_seq.start(env.agt.sqr);
    `uvm_info ("run_phase" , "reset deasserted" , UVM_LOW)

    phase.drop_objection(this);
endtask

endclass: fifo_test
endpackage
```



```

1
2  import uvm_pkg::*;
3  `include "uvm_macros.svh"
4  import fifo_test_pkg::*;
5
6  module fifo_top();
7
8      bit clk;
9
10     initial begin
11         forever begin
12             #1 clk = ~clk;
13         end
14     end
15
16     fifo_if fifoif (clk);
17     fifo dut (fifoif);
18     bind fifo fifo_sva assertion (fifoif);
19
20     initial begin
21         uvm_config_db#(virtual fifo_if)::set(null,"uvm_test_top","fifo_IF",fifoif);
22         run_test("fifo_test");
23     end
24
25 endmodule

```

Do File :

```

1  vlib work
2  vlog -f fifo_files.list +cover -covercells
3  vsim -voptargs=+acc work.fifo_top -cover
4  add wave /fifo_top/fifoif/*
5  coverage save fifo_tb.ucdb -onexit
6  run -all

```

Display :

```

Transcript
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM] questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test fifo_test...
# UVM_INFO fifo_test.sv(46) @ 0: uvm_test_top [run_phase] reset asserted
# UVM_INFO fifo_test.sv(48) @ 4: uvm_test_top [run_phase] reset deasserted
# UVM_INFO fifo_test.sv(52) @ 4: uvm_test_top [run_phase] stimulus generation started 1
# UVM_INFO fifo_test.sv(54) @ 4000: uvm_test_top [run_phase] stimulus generation ended 1
# UVM_INFO fifo_test.sv(57) @ 4000: uvm_test_top [run_phase] stimulus generation started 2
# UVM_INFO fifo_test.sv(59) @ 7996: uvm_test_top [run_phase] stimulus generation ended 2
# UVM_INFO fifo_test.sv(62) @ 7996: uvm_test_top [run_phase] stimulus generation started 3
# UVM_INFO fifo_test.sv(64) @ 407992: uvm_test_top [run_phase] stimulus generation ended 3
# UVM_INFO fifo_test.sv(67) @ 407992: uvm_test_top [run_phase] reset asserted
# UVM_INFO fifo_test.sv(69) @ 407996: uvm_test_top [run_phase] reset deasserted
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 407996: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO fifo_scoreboard.sv(75) @ 407996: uvm_test_top.env.sb [report_phase] correct = 203997
# UVM_INFO fifo_scoreboard.sv(76) @ 407996: uvm_test_top.env.sb [report_phase] error = 0
#
# --- UVM Report Summary ---
#
# ** Report counts by severity
# UVM_INFO : 16
# UVM_WARNING : 0
# UVM_ERROR : 0
# UVM_FATAL : 0
# ** Report counts by id
# [Questa UVM] 2
# [RNTST] 1
# [TEST_DONE] 1
# [report_phase] 2
# [run_phase] 10
# ** Note: $finish : C:/questasim64_2021.1/win64/./verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
# Time: 407996 ns Iteration: 61 Instance: /fifo_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_2021.1/win64/./verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430

```

Assertion :

Feature_1 : when rst_n is asserted , pointer and count = 0

Assertion :

```
(!rst_n) | =>  
(wr_ptr == 0 && rd_ptr == 0 && count == 0);
```

Feature_2 : when write enable asserted and count less than fifo_depth (8) ,
wr_ack = 1

Assertion :

```
(wr_en && count < fifo_depth) | =>  
(wr_ack == 1);
```

Feature_3 : when write enable asserted and full is high , overflow = 1

Assertion :

```
(wr_en && full) | =>  
(overflow == 1);
```

Feature_4 : when read enable is asserted and empty is high , underflow = 1

Assertion :

```
(wr_en && empty) | =>  
(underflow == 1);
```

Feature_5 : when count = 0 , empty = 1

Assertion :

```
(count == 0) | ->  
(empty == 1);
```

Feature_6 : when count = fifo_depth , full = 1

Assertion :

```
(count == fifo_depth) | ->  
(full == 1);
```

Feature_7 : when count = fifo_depth - 1 , almostfull = 1

Assertion :

```
(count == fifo_depth-1) | ->  
(almostfull == 1);
```

Feature_8 : when count = 1 , almostempty = 1

Assertion :

```
(count == 1) |->  
(almostempty == 1);
```

Feature_9 : when wr_ptr = 7 , the next change must be 0

Assertion :

```
(wr_ptr == 7) |->  
(wr_ptr == 0) [=1];
```

Feature_10 : when rd_ptr = 7 , the next change must be 0

Assertion :

```
(rd_ptr == 7) |->  
(wr_ptr == 0) [=1];
```

Feature_11 : when count = 8 , the next change must be 0 or 7

Assertion :

```
(count == 8) |->  
((count == 7 || count == 0)) [=1];
```

Feature_12 : when wr_en is asserted and count less than fifo_depth ,
mem take the value in data_in

Assertion :

```
(wr_en && count < fifo_depth) |=>  
(mem[wr_ptr] = $past(data_in));
```

Feature_13 : wr_ptr should be less than fifo_depth

Assertion :

```
(wr_ptr < fifo_depth)
```

Feature_14 : rd_ptr should be less than fifo_depth

Assertion :

```
(rd_ptr < fifo_depth)
```

Feature_15 : count should be less or equal than fifo_depth

Assertion :

```
(count <= fifo_depth )
```

Feature_16 : when wr_en is high and rd_en is low and full is low or wr_en is high and rd_en is high and empty is high , count increment

Assertion :

```
(({wr_en,rd_en}==2'b10 && !full) || ({wr_en,rd_en}==2'b11 && empty)) | =>  
(count == $past(count) + 1);
```

Feature_17 : when rd_en is high and wr_en is low and empty is low or rd_en is high and wr_en is high and full is high , count decrement

Assertion :

```
(({wr_en,rd_en}==2'b01 && !empty) || ({wr_en,rd_en}==2'b11 && full)) | =>  
(count == $past(count) - 1);
```





































Cover Directives														
Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Included	Memory	Peak Memory	Peak Memory Time	Cumulative Thr
▲ /fifo_top/dut/asser... SVA		✗	Off	2846	1	Unli...	1	100%		✓	0	0	0 ns	
▲ /fifo_top/dut/asser... SVA		✗	Off	4271	1	Unli...	1	100%		✓	0	0	0 ns	
▲ /fifo_top/dut/asser... SVA		✗	Off	59409	1	Unli...	1	100%		✓	0	0	0 ns	
▲ /fifo_top/dut/asser... SVA		✗	Off	59409	1	Unli...	1	100%		✓	0	0	0 ns	
▲ /fifo_top/dut/asser... SVA		✗	Off	59409	1	Unli...	1	100%		✓	0	0	0 ns	
▲ /fifo_top/dut/asser... SVA		✗	Off	7385	1	Unli...	1	100%		✓	0	0	0 ns	
▲ /fifo_top/dut/asser... SVA		✓	Off	9477	1	Unli...	1	100%		✓	0	0	0 ns	
▲ /fifo_top/dut/asser... SVA		✗	Off	1586	1	Unli...	1	100%		✓	0	0	0 ns	
▲ /fifo_top/dut/asser... SVA		✗	Off	1866	1	Unli...	1	100%		✓	0	0	0 ns	
▲ /fifo_top/dut/asser... SVA		✗	Off	378	1	Unli...	1	100%		✓	0	0	0 ns	
▲ /fifo_top/dut/asser... SVA		✗	Off	5387	1	Unli...	1	100%		✓	0	0	0 ns	
▲ /fifo_top/dut/asser... SVA		✗	Off	28861	1	Unli...	1	100%		✓	0	0	0 ns	
▲ /fifo_top/dut/asser... SVA		✗	Off	20150	1	Unli...	1	100%		✓	0	0	0 ns	
▲ /fifo_top/dut/asser... SVA		✗	Off	19780	1	Unli...	1	100%		✓	0	0	0 ns	
▲ /fifo_top/dut/asser... SVA		✓	Off	26133	1	Unli...	1	100%		✓	0	0	0 ns	
▲ /fifo_top/dut/asser... SVA		✗	Off	7385	1	Unli...	1	100%		✓	0	0	0 ns	
▲ /fifo_top/dut/asser... SVA		✗	Off	585	1	Unli...	1	100%		✓	0	0	0 ns	

Assertions											
Name	Assertion Type	Language	Enable	Failure Count	Pass Count	Active Count	Memory	Peak Memory	Peak Memory Time	Cumulative Thr	
/uvm_pkg::uvm_reg_map::do_write/#ublk...	Immediate	SVA	off	0	0	-	-	-	-	-	
/uvm_pkg::uvm_reg_map::do_read/#ublk...	Immediate	SVA	off	0	0	-	-	-	-	-	
/fifo_seq_pkg::fifo_main1_seq::body/#ubl...	Immediate	SVA	off	0	1	-	-	-	-	-	
/fifo_seq_pkg::fifo_main2_seq::body/#ubl...	Immediate	SVA	off	0	1	-	-	-	-	-	
/fifo_seq_pkg::fifo_main3_seq::body/#ubl...	Immediate	SVA	off	0	1	-	-	-	-	-	
/fifo_top/dut/assertion/assert_reset_che...	Concurrent	SVA	off	0	1	-	0B	0B	0 ns		
/fifo_top/dut/assertion/assert__check1	Concurrent	SVA	off	0	1	-	0B	0B	0 ns		
/fifo_top/dut/assertion/assert__check2	Concurrent	SVA	on	0	1	-	0B	0B	0 ns		
/fifo_top/dut/assertion/assert__check3	Concurrent	SVA	off	0	1	-	0B	0B	0 ns		
/fifo_top/dut/assertion/assert__check4	Concurrent	SVA	off	0	1	-	0B	0B	0 ns		
/fifo_top/dut/assertion/assert__check5	Concurrent	SVA	off	0	1	-	0B	0B	0 ns		
/fifo_top/dut/assertion/assert__check6	Concurrent	SVA	off	0	1	-	0B	0B	0 ns		
/fifo_top/dut/assertion/assert__check7	Concurrent	SVA	off	0	1	-	0B	0B	0 ns		
/fifo_top/dut/assertion/assert__check8	Concurrent	SVA	off	0	1	-	0B	0B	0 ns		
/fifo_top/dut/assertion/assert__check9	Concurrent	SVA	off	0	1	-	0B	0B	0 ns		
/fifo_top/dut/assertion/assert__check10	Concurrent	SVA	on	0	1	-	0B	0B	0 ns		
/fifo_top/dut/assertion/assert__check11	Concurrent	SVA	off	0	1	-	0B	0B	0 ns		
/fifo_top/dut/assertion/assert__check12	Concurrent	SVA	off	0	1	-	0B	0B	0 ns		
/fifo_top/dut/assertion/assert__check13	Concurrent	SVA	off	0	1	-	0B	0B	0 ns		
/fifo_top/dut/assertion/assert__check14	Concurrent	SVA	off	0	1	-	0B	0B	0 ns		
/fifo_top/dut/assertion/assert__check15	Concurrent	SVA	off	0	1	-	0B	0B	0 ns		
/fifo_top/dut/assertion/assert__check16	Concurrent	SVA	off	0	1	-	0B	0B	0 ns		

Covergroup :

Name	Class Type	Coverage	Goal	% of Goal	Status	Included	Merge_instances	Get_inst_coverage
/fifo_coverage_pkg/fifo_coverage		100.00%						
TYPE cvr_gp		100.00%	100	100.00...				auto(1)
CVP cvr_gp::cover_wr_en		100.00%	100	100.00...				
bin auto[0]		61834	1	100.00...				
bin auto[1]		142160	1	100.00...				
CVP cvr_gp::cover_rd_en		100.00%	100	100.00...				
bin auto[0]		141996	1	100.00...				
bin auto[1]		61998	1	100.00...				
CVP cvr_gp::cover_wr_ack		100.00%	100	100.00...				
bin auto[0]		138327	1	100.00...				
bin auto[1]		65671	1	100.00...				
CVP cvr_gp::cover_overflow		100.00%	100	100.00...				
bin auto[0]		105362	1	100.00...				
bin auto[1]		98636	1	100.00...				
CVP cvr_gp::cover_underflow		100.00%	100	100.00...				
bin auto[0]		200686	1	100.00...				
bin auto[1]		3312	1	100.00...				
CVP cvr_gp::cover_full		100.00%	100	100.00...				
bin auto[0]		101904	1	100.00...				
bin auto[1]		102093	1	100.00...				
CVP cvr_gp::cover_empty		100.00%	100	100.00...				
bin auto[0]		198543	1	100.00...				
bin auto[1]		5454	1	100.00...				
CVP cvr_gp::cover_almostfull		100.00%	100	100.00...				
bin auto[0]		150950	1	100.00...				
bin auto[1]		53047	1	100.00...				
CVP cvr_gp::cover_almostempty		100.00%	100	100.00...				
bin auto[0]		201380	1	100.00...				
bin auto[1]		2617	1	100.00...				

Name	Class Type	Coverage	Goal	% of Goal	Status	Included	Merge_instances	Get
CROSS cvr_gp::label_cross1		100.00%	100	100.00...				
bin <auto[1],auto[1],auto[1]>		16723	1	100.00...				
bin <auto[0],auto[1],auto[1]>		2900	1	100.00...				
bin <auto[1],auto[0],auto[1]>		39149	1	100.00...				
bin <auto[0],auto[0],auto[1]>		6899	1	100.00...				
bin <auto[1],auto[1],auto[0]>		25421	1	100.00...				
bin <auto[0],auto[1],auto[0]>		16954	1	100.00...				
bin <auto[1],auto[0],auto[0]>		60867	1	100.00...				
bin <auto[0],auto[0],auto[0]>		35081	1	100.00...				
CROSS cvr_gp::label_cross2		100.00%	100	100.00...				
bin <auto[1],auto[1],auto[1]>		24544	1	100.00...				
bin <auto[0],auto[1],auto[1]>		4521	1	100.00...				
bin <auto[1],auto[0],auto[1]>		58966	1	100.00...				
bin <auto[0],auto[0],auto[1]>		10605	1	100.00...				
bin <auto[1],auto[1],auto[0]>		17600	1	100.00...				
bin <auto[0],auto[1],auto[0]>		15333	1	100.00...				
bin <auto[1],auto[0],auto[0]>		41050	1	100.00...				
bin <auto[0],auto[0],auto[0]>		31375	1	100.00...				
CROSS cvr_gp::label_cross3		100.00%	100	100.00...				
bin <auto[1],auto[1],auto[1]>		604	1	100.00...				
bin <auto[0],auto[1],auto[1]>		2226	1	100.00...				
bin <auto[1],auto[0],auto[1]>		340	1	100.00...				
bin <auto[0],auto[0],auto[1]>		141	1	100.00...				
bin <auto[1],auto[1],auto[0]>		41540	1	100.00...				
bin <auto[0],auto[1],auto[0]>		17628	1	100.00...				
bin <auto[1],auto[0],auto[0]>		99676	1	100.00...				
bin <auto[0],auto[0],auto[0]>		41839	1	100.00...				

CROSS cvr_gp::label_cross4		100.00%	100	100.00...		✓
bin	<auto[1],auto[1],auto[1]>	11147	1	100.00...		✓
bin	<auto[0],auto[1],auto[1]>	4674	1	100.00...		✓
bin	<auto[1],auto[0],auto[1]>	64301	1	100.00...		✓
bin	<auto[0],auto[0],auto[1]>	21971	1	100.00...		✓
bin	<auto[1],auto[1],auto[0]>	30997	1	100.00...		✓
bin	<auto[0],auto[1],auto[0]>	15180	1	100.00...		✓
bin	<auto[1],auto[0],auto[0]>	35715	1	100.00...		✓
bin	<auto[0],auto[0],auto[0]>	20009	1	100.00...		✓
CROSS cvr_gp::label_cross5		100.00%	100	100.00...		✓
bin	<auto[1],auto[1],auto[1]>	586	1	100.00...		✓
bin	<auto[0],auto[1],auto[1]>	2481	1	100.00...		✓
bin	<auto[1],auto[0],auto[1]>	1427	1	100.00...		✓
bin	<auto[0],auto[0],auto[1]>	957	1	100.00...		✓
bin	<auto[1],auto[1],auto[0]>	41558	1	100.00...		✓
bin	<auto[0],auto[1],auto[0]>	17373	1	100.00...		✓
bin	<auto[1],auto[0],auto[0]>	98589	1	100.00...		✓
bin	<auto[0],auto[0],auto[0]>	41023	1	100.00...		✓
CROSS cvr_gp::label_cross6		100.00%	100	100.00...		✓
bin	<auto[1],auto[1],auto[1]>	20596	1	100.00...		✓
bin	<auto[0],auto[1],auto[1]>	6639	1	100.00...		✓
bin	<auto[1],auto[0],auto[1]>	16327	1	100.00...		✓
bin	<auto[0],auto[0],auto[1]>	9485	1	100.00...		✓
bin	<auto[1],auto[1],auto[0]>	21548	1	100.00...		✓
bin	<auto[0],auto[1],auto[0]>	13215	1	100.00...		✓
bin	<auto[1],auto[0],auto[0]>	83689	1	100.00...		✓
bin	<auto[0],auto[0],auto[0]>	32495	1	100.00...		✓
CROSS cvr_gp::label_cross7		100.00%	100	100.00...		✓
bin	<auto[1],auto[1],auto[1]>	683	1	100.00...		✓
bin	<auto[0],auto[1],auto[1]>	281	1	100.00...		✓
bin	<auto[1],auto[0],auto[1]>	1320	1	100.00...		✓
bin	<auto[0],auto[0],auto[1]>	333	1	100.00...		✓
bin	<auto[1],auto[1],auto[0]>	41461	1	100.00...		✓
bin	<auto[0],auto[1],auto[0]>	19573	1	100.00...		✓
bin	<auto[1],auto[0],auto[0]>	98696	1	100.00...		✓
bin	<auto[0],auto[0],auto[0]>	41647	1	100.00...		✓

Codecoverage :

```
=====
Toggle Coverage:
  Enabled Coverage      Bins      Hits      Misses  Coverage
  -----
  Toggles              86       86        0    100.00%

=====Toggle Details=====

Toggle Coverage for File fifo_if.sv --

  Line      Node      1H->0L      0L->1H  "Coverage"
  -----
    5      clk      1          1    100.00
    6      wr_en     1          1    100.00
    6      rst_n     1          1    100.00
    6      rd_en     1          1    100.00
    7      data_in[9] 1          1    100.00
    7      data_in[8] 1          1    100.00
    7      data_in[7] 1          1    100.00
    7      data_in[6] 1          1    100.00
    7      data_in[5] 1          1    100.00
    7      data_in[4] 1          1    100.00
    7      data_in[3] 1          1    100.00
    7      data_in[2] 1          1    100.00
    7      data_in[1] 1          1    100.00
    7      data_in[15] 1          1    100.00
    7      data_in[14] 1          1    100.00
    7      data_in[13] 1          1    100.00
    7      data_in[12] 1          1    100.00
    7      data_in[11] 1          1    100.00
    7      data_in[10] 1          1    100.00
    7      data_in[0] 1          1    100.00
    8      data_out[9] 1          1    100.00
    8      data_out[8] 1          1    100.00
    8      data_out[7] 1          1    100.00
    8      data_out[6] 1          1    100.00
    8      data_out[5] 1          1    100.00
    8      data_out[4] 1          1    100.00
    8      data_out[3] 1          1    100.00
    8      data_out[2] 1          1    100.00
    8      data_out[1] 1          1    100.00
    8      data_out[15] 1          1    100.00
    8      data_out[14] 1          1    100.00
    8      data_out[13] 1          1    100.00
    8      data_out[12] 1          1    100.00
    8      data_out[11] 1          1    100.00
    8      data_out[10] 1          1    100.00
    8      data_out[0] 1          1    100.00
    9      wr_ack     1          1    100.00
    9      overflow    1          1    100.00
   10      underflow   1          1    100.00
   10      full        1          1    100.00
   10      empty       1          1    100.00
   10      almostfull  1          1    100.00
   10      almostempty 1          1    100.00

Total Node Count   =      43
Toggled Node Count =      43
Untoggled Node Count =      0

Toggle Coverage    =    100.00% (86 of 86 bins)
```



```

Toggle Coverage:
  Enabled Coverage      Bins      Hits      Misses  Coverage
  -----
  Toggles                20        20         0    100.00%

=====Toggle Details=====

```

```

Toggle Coverage for File fifo.sv --

  Line      Node      1H->0L      0L->1H  "Coverage"
  -----
    14      wr_ptr[2]      1         1    100.00
    14      wr_ptr[1]      1         1    100.00
    14      wr_ptr[0]      1         1    100.00
    14      rd_ptr[2]      1         1    100.00
    14      rd_ptr[1]      1         1    100.00
    14      rd_ptr[0]      1         1    100.00
    15      count[3]      1         1    100.00
    15      count[2]      1         1    100.00
    15      count[1]      1         1    100.00
    15      count[0]      1         1    100.00

Total Node Count      =      10
Toggled Node Count    =      10
Untoggled Node Count  =       0

Toggle Coverage      =    100.00% (20 of 20 bins)

```

```

Statement Coverage:
  Enabled Coverage      Bins      Hits      Misses  Coverage
  -----
  Statements            27        27         0    100.00%


```

```


=====
Branch Coverage:
  Enabled Coverage      Bins      Hits      Misses  Coverage
  -----
  Branches              25        25         0    100.00%

```

Sequence_1 write_only :



Sequence_2 read only :




Sequence_3 randmize write and read :



Structure :

UVM Structure



1. Top Module (Testbench Top)

- Instantiates the **DUT (Design Under Test)**
- Instantiates the **Interface**
- Connects the interface to both the DUT and the testbench
- Runs the UVM testbench

2. Interface

The interface groups DUT signals together ,making them easier to pass into the UVM testbench via a **virtual interface**.

3. Driver

The **driver** is a component that converts **transaction-level objects** (e.g., packets, data structures) into **pin-level activity** — i.e., toggling interface signals to stimulate the DUT.

- It inherits from `uvm_driver`.
- It receives transactions from the **sequencer**.
- It uses the **virtual interface** to drive the DUT.

4. Monitor

The **monitor** passively observes the DUT signals via the interface and **converts signal-level activity back into transactions**.

- It does **not drive signals**
- It collects transactions and forwards them to a **scoreboard or coverage collector**

5. Sequencer and Sequence

- **The sequencer sends sequences of transactions to the driver.**
- **The sequence is like a script that creates and sends test data**

6. Scoreboard (Analysis and Checking)

- **Receives transactions from the monitor**
- **Compares actual output with expected output**
- **Reports PASS/FAIL or logs discrepancies**

7. Environment and Test

- **The Environment instantiates and connects all components (driver, monitor, scoreboard).**
- **The Test starts sequences and drives the simulation.**

8. Summary Flow

[Top Module (tb_top)]



[Interface] ↔ [DUT]



[UVM Testbench]

└─ **Driver** ← Sequences from Sequencer

└─ **Monitor** → Sends data to Scoreboard

└─ **Scoreboard** → Compares expected vs actual