Abdalrahman Taha Mahmed UART Using UVM

1.design

```
uart.sv
      module uart( uart_if.DUT uartif);
      parameter IDLE = 0, START = 1, DATA = 2, PARITY = 3, STOP = 4; reg [3:0] state = IDLE;
      reg [3:0] counter = 0;
      reg [7:0] data_reg;
      reg parity_bit;
      always @(posedge uartif.clk or negedge uartif.rst_n) begin
       if(!uartif.rst_n) begin
            state <= IDLE;</pre>
            uartif.TX_OUT <= 1'b1;</pre>
            uartif.busy <= 1'b0;
            counter <= 0;
       case(state)
      IDLE: begin
         uartif.TX_OUT <= 1'b1;
          uartif.busy <= 1'b0;
          counter <= 0;
          if (uartif.DATA_valid) begin
           data_reg <= uartif.P_DATA;</pre>
           parity_bit <= (uartif.PAR_TYP == 0) ? ~^uartif.P_DATA : ^uartif.P_DATA;</pre>
            uartif.busy <= 1'b1;
        START: begin
        uartif.TX_OUT <= 1'b0;
         state <= DATA;
         counter <= 0;
         uartif.TX_OUT <= data_reg[counter];</pre>
          if (counter == 7)
               state <= (uartif.PAR_EN) ? PARITY : STOP;</pre>
        uartif.TX_OUT <= parity_bit;
         state <= STOP;
        STOP: begin
         uartif.TX_OUT <= 1'b1;
        endcase
```

2.golden model

```
uart_golden_model.sv
       module uart_golden_model ( uart_if.GOLDEN_MODEL uartif);
                  DATA = 2,
PARITY = 3,
 10
      reg [3:0] counter = 0;
       reg [7:0] data_reg;
       reg parity_bit;
       always @(posedge uartif.clk or negedge uartif.rst_n) begin
        if(!uartif.rst_n) begin
              uartif.TX_OUT_ex <= 1'b1;</pre>
             uartif.busy_ex <= 1'b0;
counter <= 4'b0000;
          uartif.TX_OUT_ex <= 1'b1;
           counter <= 4'b0000;
          if (uartif.DATA_valid) begin
           data_reg <= uartif.P_DATA;
parity_bit <= (uartif.PAR_TYP) ? ^uartif.P_DATA : ~^uartif.P_DATA;
             uartif.busy_ex <= 1'b1;</pre>
          uartif.TX_OUT_ex <= 1'b0;</pre>
           state <= DATA;
counter <= 4'b0000;
           uartif.TX_OUT_ex <= data_reg[counter];</pre>
                 state <= (uartif.PAR_EN) ? PARITY : STOP;</pre>
```

3.sva

```
uart_sva.sv
       module uart_sva ( uart_if.DUT uartif );
           parameter IDLE = 0, START = 1, DATA = 2, PARITY = 3, STOP = 4;
          property reset_check;
         @(posedge uartif.clk) (!uartif.rst_n) |=>
                (uart.state==IDLE && uartif.TX_OUT==1'b1 && uartif.busy==1'b0 && uart.counter==8'b00000000);
                           (reset_check) else $error(" error in rst ");
                  property (reset_check);
          property check1;
           @(posedge uartif.clk) disable iff (!uartif.rst n)
                |=> (uartif.TX_OUT==1 && uartif.busy==0 && uart.counter==0);
          endproperty
assert property (check2)
cover property (check2);
                           (check2) else $error("error in check2");
        @(posedge uartif.clk) disable iff (!uartif.rst_n)
                (uart.state==IDLE && uartif.DATA_valid)
                |=> (uart.data_reg==$past(uartif.P_DATA));
          assert property (check2)
cover property (check2);
                           (check2) else $error("error in check2");
          property check3;
         @(posedge uartif.clk) disable iff (!uartif.rst_n)
                (uart.state==IDLE && uartif.DATA_valid)
                |=> (uart.state==START && uartif.busy==1'b1);
         endproperty
          assert property (check3)
cover property (check3);
                           (check3) else $error("error in check3");
          property check4;
         @(posedge uartif.clk) disable iff (!uartif.rst_n)
                (uart.state==IDLE && uartif.DATA_valid && uartif.PAR_TYP)
                |=> (uart.parity_bit == ^$past(uartif.P_DATA));
          endproperty
assert prope
                           (check4) else $error("error in check4");
           cover property (check4);
```

```
@(posedge uartif.clk) disable iff (!uartif.rst_n)
(uart.state==IDLE && uartif.DATA_valid && !uartif.PAR_TYP)
      |=> (uart.parity_bit == ~^$past(uartif.P_DATA));
                  (check5) else $error("error in check5");
      |=> (uartif.TX_OUT==1'b0 && uart.state==DATA && uart.counter==8'b000000000);
endproperty
assert property (the property (check6);
                  (check6) else $error("error in check6");
      (uart.state==DATA)
      |=> (uartif.TX_OUT==$past(uart.data_reg[uart.counter]));
   property
assert property (check7) cover property (check7);
                 y (check7) else $error("error in check7");
@(posedge uartif.clk) disable iff (!uartif.rst_n)
       (uart.state==DATA)
      |=> (uart.counter==$past(uart.counter) + 1'b1);
assert property (check8);
                  (check8) else $error("error in check8");
@(posedge uartif.clk) disable iff (!uartif.rst_n)
  (uart.state==DATA && uart.counter == 7)
      |=> (uart.state== (uartif.PAR_EN) ? PARITY : STOP);
assert property (check9) cover property (check9);
                   (check9) else $error("error in check9");
```

```
property check10;
      @(posedge uartif.clk) disable iff (!uartif.rst_n)
         (uart.state==PARITY)
         |=> (uartif.TX_OUT== $past(uart.parity_bit));
 endproperty
assert prope
                  ty (check10) else $error("error in check10");
   cover property (check10);
   property check11;
 @(posedge uartif.clk) disable iff (!uartif.rst_n)
         (uart.state==PARITY)
         |=> (uart.state==STOP);
   assert property (check11)
cover property (check11);
                  ty (check11) else $error("error in check11");
   property check12;
 @(posedge uartif.clk) disable iff (!uartif.rst n)
         (uart.state==STOP)
         |=> (uartif.TX_OUT==1'b1 && uart.state==IDLE);
   assert property (check12); cover property (check12);
                    (check12) else $error("error in check12");
   property check13;
 @(posedge uartif.clk) disable iff (!uartif.rst_n)
         (uart.state==IDLE || uart.state==STOP)
         |=> (uartif.TX_OUT);
 endproperty
assert property (check13) else $error("error in check13");
    cover property (check13);
endmodule
```

4.if

```
interface uart_if (clk);
input bit clk;
logic rst_n, PAR_EN, PAR_TYP, DATA_valid, TX_OUT, TX_OUT_ex, busy, busy_ex;
logic [7:0] P_DATA;

modport DUT (
input clk, rst_n, PAR_EN, PAR_TYP, DATA_valid, P_DATA,
output TX_OUT, busy
);

modport GOLDEN_MODEL (
input clk, rst_n, PAR_EN, PAR_TYP, DATA_valid, P_DATA,
output TX_OUT_ex, busy_ex
);

endinterface
endinterface
```

5.seq_items

```
package uart_seq_item_pkg;
import uvm_pkg::*;
`include "uvm_macros.svh"
parameter IDLE = 0, START = 1, DATA = 2, PARITY = 3, STOP = 4;
class uart_seq_item extends uvm_sequence_item;
   uvm_object_utils(uart_seq_item)
    rand logic rst_n;
rand logic [7:0] P_DATA;
rand logic PAR_EN;
    rand logic PAR_TYP;
    rand logic DATA_valid;
    bit clk;
bit [7:0] vals [] = '{8'b111111111 , 8'b000000000 , 8'b1010101019};
    bit [7:0] P_DATA_vals;
  function new (string name = "uart_seq_item");
  function string convert2string();

return $sformatf("%s rst_n=%b P_DATA=%b TX_OUT=%b busy=%b",super.convert2string(),rst_n,P_DATA,TX_OUT,busy);
  function string convert2string_stimulus();
    return $sformatf(" rst_n=%b P_DATA=%b TX_OUT=%b busy=%b",rst_n,P_DATA,TX_OUT,busy);
         constraint rst_cns{
    rst_n dist{0:= 3 ,1:= 97};
                P_DATA_vals inside {vals};
                   8'b00001111 := 50,
                    P_DATA_vals := 4,
[1:255] := 50};
```

6.scoreboard

7.config

8.seq

```
uart_seq.sv
      package uart_seq_pkg;
      import uvm_pkg::*;
      import uart_seq_item_pkg::*;
      `include "uvm_macros.svh"
      class uart_reset_seq extends uvm_sequence #(uart_seq_item);
        `uvm_object_utils(uart_reset_seq)
         uart_seq_item seq_item;
          function new(string name = "uart_reset_seq");
              super.new(name);
        task body;
             seq_item = uart_seq_item::type_id::create("seq_item");
             start_item(seq_item);
             seq_item.rst_n = 0;
             finish_item (seq_item);
      endclass
      class uart_main_seq extends uvm_sequence #(uart_seq_item);
        `uvm_object_utils(uart_main_seq)
         uart_seq_item seq_item;
          function new(string name = "uart_main_seq");
              super.new(name);
        task body;
             seq_item = uart_seq_item::type_id::create("seq_item");
             repeat (9999) begin
             start_item(seq_item);
             assert (seq_item.randomize());
             finish_item (seq_item);
             end
      endclass
      endpackage
```

9.sequencer

```
uart_sequencer.sv

package uart_sequencer_pkg;

import uvm_pkg::*;

import uart_seq_item_pkg::*;

include "uvm_macros.svh"

class uart_sequencer extends uvm_sequencer #(uart_seq_item);

uvm_component_utils(uart_sequencer);

function new (string name = "uart_sequencer", uvm_component parent = null);

super.new (name,parent);
endfunction
endclass

endpackage
```

10.driver

```
uart_driver.sv
      package uart_driver_pkg;
      import uvm_pkg::*;
      import uart_seq_item_pkg::*;
      `include "uvm macros.svh"
      class uart_driver extends uvm_driver#(uart_seq_item);
        `uvm_component_utils (uart_driver)
        virtual uart if uart vif;
        uart_seq_item stim_seq_item;
        function new (string name = "uart_driver" , uvm_component parent = null);
          super.new (name,parent);
      task run phase (uvm phase phase);
        super.run phase(phase);
        forever begin
          stim_seq_item = uart_seq_item::type_id::create("stim_seq_item");
          seq_item_port.get_next_item(stim_seq_item);
          @(negedge uart vif.clk);
          uart vif.P DATA = stim seq item.P DATA;
          uart vif.rst n
                             = stim seq item.rst n;
                           = stim_seq_item.PAR_EN;
          uart vif.PAR EN
          uart_vif.PAR_TYP = stim_seq_item.PAR_TYP;
          uart vif.DATA valid = 1'b1;
          @(posedge uart_vif.clk);
          uart_vif.DATA_valid = 1'b0;
          repeat (8) @(posedge uart_vif.clk);
          seq_item_port.item_done();
          `uvm_info("run_phase", stim_seq_item.convert2string_stimulus(), UVM_HIGH)
        end
      endpackage
```

11.moniter

```
uart_monitor.sv
      package uart_monitor_pkg;
      import uvm_pkg::*;
      import uart_seq_item_pkg::*;
      `include "uvm_macros.svh"
      class uart monitor extends uvm monitor;
       `uvm_component_utils (uart_monitor)
      virtual uart_if uart_vif;
      uart_seq_item rsp_seq_item;
      uvm_analysis_port #(uart_seq_item) mon_ap;
        function new (string name = "uart_monitor" , uvm_component parent = null);
          super.new (name,parent);
       function void build_phase (uvm_phase phase);
        super.build_phase(phase);
        mon_ap = new("mon_ap",this);
        task run_phase (uvm_phase phase);
          super.run_phase(phase);
           forever begin
              rsp_seq_item = uart_seq_item::type_id::create ("rsp_seq_item");
              @(negedge uart_vif.clk);
              rsp_seq_item.P_DATA = uart_vif.P_DATA;
rsp_seq_item.rst_n = uart_vif.rst_n;
              rsp_seq_item.DATA_valid = uart_vif.DATA_valid;
              rsp_seq_item.PAR_EN = uart_vif.PAR_EN;
              rsp_seq_item.PAR_TYP = uart_vif.PAR_TYP;
              rsp_seq_item.TX_OUT = uart_vif.TX_OUT;
              rsp_seq_item.busy = uart_vif.busy;
              mon_ap.write(rsp_seq_item);
               `uvm_info("run_phase" , rsp_seq_item.convert2string_stimulus(),UVM_HIGH)
      endpackage
```

12.coverage

```
uart_coverage.sv
      package uart_coverage_pkg;
      import uart_seq_item_pkg::*;
      import uvm_pkg::*;
      `include "uvm_macros.svh"
        class uart_coverage extends uvm_component;
           `uvm_component_utils(uart_coverage)
          uvm_analysis_export #(uart_seq_item) cov_export;
          uvm_tlm_analysis_fifo # (uart_seq_item) cov_fifo;
          uart_seq_item seq_item_cov;
        covergroup cvr_gp ;
               label_P_DATA : coverpoint seq_item_cov.P_DATA {
              bins data1 = {8'b000000000};
                bins data2[] = {8'b111111111 , 8'b00000000 , 8'b1010101010};}
               label_PAR_TYP : coverpoint seq_item_cov.PAR_TYP;
               label_PAR_EN : coverpoint seq_item_cov.PAR_EN;
               label_DATA_VALID : coverpoint seq_item_cov.DATA_valid;
               label_tx_out : coverpoint seq_item_cov.TX_OUT;
               label_busy : coverpoint seq_item_cov.busy;
               cross_EN_TYP : cross label_PAR_EN , label_PAR_TYP ;
               cross_DATA_valid : cross label_P_DATA , label_DATA_VALID
                                    { ignore_bins bins_0_0 = binsof (label_P_DATA) intersect {0} &&
                                                            binsof (label_DATA_VALID) intersect {0};}
               cross_tx_out_busy : cross label_busy , label_tx_out
                                    { ignore_bins bins_0_0 = binsof (label_busy) intersect {0} &&
                                                            binsof (label_tx_out) intersect {0};}
```

```
function new (string name = "uart_cov" , uvm_component parent = null);
   super.new (name,parent);
   cvr_gp = new();
   function void build_phase (uvm_phase phase);
   super.build_phase (phase);
   cov_export = new("cov_export",this);
  cov_fifo = new("cov_fifo",this);
function void connect phase(uvm phase phase);
  super.connect_phase(phase);
 cov_export.connect(cov_fifo.analysis_export);
task run_phase (uvm_phase phase);
  super.run_phase(phase);
  forever begin
  cov_fifo.get(seq_item_cov);
  cvr_gp.sample();
  end
endpackage
```

13.agent

```
uart_agent.sv
      package uart_agent_pkg;
      import uart_driver_pkg::*;
  3 import uart_monitor_pkg::*;
    import uart_sequencer_pkg::*;
 5 import uart_seq_item_pkg::*;
 6 import uart_conf_pkg::*;
    import uvm_pkg::*;
     `include "uvm_macros.svh"
       class uart_agent extends uvm_agent;
          `uvm_component_utils(uart_agent)
          uart_sequencer sqr;
          uart_driver drv;
          uart_monitor mon;
          uart_config uart_cfg;
         uvm_analysis_port #(uart_seq_item) agt_ap;
        function new (string name = "uart_agent" , uvm_component parent = null);
          super.new (name,parent);
          function void build_phase (uvm_phase phase);
          super.build_phase (phase);
           if (!uvm_config_db #(uart_config)::get(this,"","CFG",uart_cfg))
              `uvm_fatal ("build_phase","test - unable to get the configration");
          if (uart_cfg.is_active == UVM_ACTIVE) begin
          sqr = uart_sequencer::type_id::create ("sqr",this);
          drv = uart_driver::type_id::create ("drv",this);
          mon = uart_monitor::type_id::create ("mon",this);
          agt_ap = new("agt_ap",this);
      function void connect_phase(uvm_phase phase);
         mon.uart_vif = uart_cfg.uart_vif;
       mon.mon_ap.connect(agt_ap);
         if (uart_cfg.is_active == UVM_ACTIVE) begin
         drv.uart_vif = uart_cfg.uart_vif;
        drv.seq_item_port.connect(sqr.seq_item_export);
        endclass
      endpackage
```

14.env

```
uart_env.sv
      package uart_env_pkg;
     import uart_agent_pkg::*;
import uart_sco_pkg::*;
import uart_coverage_pkg::*;
import uvm_pkg::*;
`include "uvm_macros.svh"
       class uart_env extends uvm_env;
      `uvm_component_utils (uart_env)
      uart_agent agt;
      uart_coverage cov;
       function new (string name = "uart_env" , uvm_component parent = null);
           super.new (name,parent);
       function void build_phase (uvm_phase phase);
          super.build phase (phase);
          agt = uart_agent::type_id::create ("agt",this);
          sb = uart_sco::type_id::create ("sb",this);
          cov = uart_coverage::type_id::create ("cov",this);
       function void connect_phase (uvm_phase phase);
          agt.agt_ap.connect(sb.sb_export);
          agt.agt_ap.connect(cov.cov_export);
       endpackage
```

15 test

```
uart_test.sv
      package uart_test_pkg;
      import uart_env_pkg::*;
      import uart_conf_pkg::*;
      import uart_seq_pkg::*;
      import uvm_pkg::*;
      import uart_seq_item_pkg::*;
      `include "uvm_macros.svh"
      class uart_test extends uvm_test;
        `uvm_component_utils (uart_test)
        uart_config uart_cfg;
        virtual uart_if uart_vif;
        uart_main_seq main_seq;
        uart_reset_seq reset_seq;
        function new (string name = "uart_env" , uvm_component parent = null);
         super.new (name,parent);
        function void build_phase (uvm_phase phase);
          super.build_phase(phase);
          env = uart_env::type_id::create ("env",this);
          uart_cfg = uart_config::type_id::create ("uart_cfg");
          main_seq = uart_main_seq::type_id::create("main_seq");
          reset_seq = uart_reset_seq::type_id::create("reset_seq");
          uart_cfg.is_active = UVM_ACTIVE;
          if (!uvm_config_db#(virtual uart_if)::get(this,"","uart_IF",uart_cfg.uart_vif))
              `uvm_fatal ("build_phase","test - unable to get the virtual interface");
             uvm_config_db#(uart_config)::set(this,"*","CFG",uart_cfg);
```

```
task run_phase (uvm_phase phase);
    super.run_phase(phase);
    phase.raise_objection(this);
    //reset
    `uvm_info ("run_phase" , "reset asserted" , UVM_LOW)
    reset_seq.start(env.agt.sqr);
    `uvm_info ("run_phase" , "reset deasserted" , UVM_LOW)
    `uvm_info ("run_phase" , "stimulus generation started 1" , UVM_LOW)
    main_seq.start(env.agt.sqr);
    `uvm_info ("run_phase" , "stimulus generation ended 1" , UVM_LOW)
    //reset
    `uvm_info ("run_phase" , "reset asserted" , UVM_LOW)
    reset_seq.start(env.agt.sqr);
    `uvm_info ("run_phase" , "reset deasserted" , UVM_LOW)
    phase.drop_objection(this);
endclass: uart_test
endpackage
```

16.top

```
import uvm_pkg::*;
include "uvm_macros.svh"
import uart_test_pkg::*;

module uart_top();

bit clk;

initial begin
forever begin
    #1 clk = ~clk;
end
end

uart_if uartif (clk);
uart DUT (uartif);
uart_golden_model GOLDEN_MODEL (uartif);
bind uart uart_sva sv (uartif);


initial begin
uvm_config_db#(virtual uart_if)::set(null,"uvm_test_top","uart_IF",uartif);
run_test("uart_test");
end
endmodule
```


17.do file


```
vuart.do
vuib work
vlog -f uart_files.list
vsim -voptargs=+acc work.uart_top -classdebug -uvmcontrol=all
add wave /uart_top/uartif/*
run -all
```

```
uart_files.list
      uart.sv
      uart_golden_model.sv
      uart sva.sv
      uart_if.sv
      uart_seq_item.sv
      uart_scoreboard.sv
      uart_config.sv
      uart_seq.sv
      uart_sequencer.sv
      uart_driver.sv
 11
      uart_monitor.sv
      uart_coverage.sv
      uart_agent.sv
      uart_env.sv
      uart test.sv
 16
      uart_top.sv
```

18.waveform









19. Assertion

▲ /uart_seq_pkg::uart_main_seq::body/#ublk#	#2432689 Immediate	e SVA	or	1	0 :	1		-	-	-	off	assert (randomize())	
/uart_top/DUT/sv/assertreset_check	Concurrer	nt SVA	or	1	0 :	1	-	0B	0B	0 ns	0 off	assert(@(posedge uartif	.dk) (~uar
/uart_top/DUT/sv/assert_check2	Concurrer	nt SVA	or	1	0 :	1	-	0B	0B	0 ns	0 off	assert(@(posedge uartif	.dk) disab
/uart_top/DUT/sv/assertcheck21	Concurrer	nt SVA	or	1	0 :	1	-	0B	0B	0 ns	0 off	assert(@(posedge uartit	
/uart_top/DUT/sv/assertcheck3	Concurrer	nt SVA	or	1	0 :	1	-	0B	0B	0 ns	0 off	assert(@(posedge uartit	.dk) disab
/uart_top/DUT/sv/assertcheck4	Concurrer			1	0 :	1	-	0B	0B	0 ns	0 off	assert(@(posedge uartit	
/uart_top/DUT/sv/assertcheck5	Concurrer	nt SVA	or	1	0 :	1	-	0B	0B	0 ns	0 off	assert(@(posedge uartit	
/uart_top/DUT/sv/assertcheck6	Concurrer			1	0 :	1	-	0B	0B	0 ns	0 off	assert(@(posedge uartit	
_ /uart_top/DUT/sv/assertcheck7	Concurrer			1	0 :	1	-	0B	0B	0 ns	0 off	assert(@(posedge uartit	
/uart_top/DUT/sv/assertcheck8	Concurre	nt SVA	or	1	0 :	1	-	0B	0B	0 ns	0 off	assert(@(posedge uartit	
\	Concurre				0 :	1	-	0B	0B	0 ns	0 off	assert(@(posedge uarti	
\uart_top/DUT/sv/assertcheck10	Concurrer				0 :	1	-	0B	0B	0 ns	0 off	assert(@(posedge uartit	
/uart_top/DUT/sv/assertcheck11	Concurre		-		0 :	1	-	0B	0B	0 ns	0 off	assert(@(posedge uartit	
\uart_top/DUT/sv/assertcheck12	Concurrer				0 :	1	-	0B	0B	0 ns	0 off	assert(@(posedge uartif	
/uart_top/DUT/sv/assertcheck13	Concurrer	nt SVA	or	1	0 :	1	-	0B	0B	0 ns	0 off	assert(@(posedge uartit	.clk) disab
Cover Directives							····-						
Cover Directives		Had I an	Count	AH It limits	107-1-6-2	Course of	Clt	t		Dool Morrow	Deal Marrow To	- Courte Tour	
lame	Language Enal		Count	AtLeast Limit	Weight	Cmplt %	Cmplt	graph I	induded Me	emory Peak Memory			
ame A /uart_top/DUT/sv/covercheck13	SVA 🗸	Off	1712	1 Unlimited	Weight 1	100%		graph I	included Me	0 (0	0 ns	
ame Juart_top/DUT/sv/cover_check13 Juart_top/DUT/sv/cover_check12 Juart_top/DUT/sv/cover_check12 Juart_top/DUT/sv/cover_check12 Juart_top/DUT/sv/cover_check12 Juart_top/DUT/sv/cover_check12 Juart_top/DUT/sv/cover_check12 Juart_top/DUT/sv/cover_check12 Juart_top/DUT/sv/cover_check13 Juart_top/DUT/sv/cover_check14 Juart_top/DUT/sv/cover_che	SVA 🗸	Off Off	1712 692	1 Unlimited 1 Unlimited	1	100% 100%		graph I	Included Me	0 (0	0 ns 0 ns	
ame Juart_top/DUT/sv/cover_check13 Juart_top/DUT/sv/cover_check12 Juart_top/DUT/sv/cover_check11 Juart_top/DUT/sv/cover_check12 Juart_top/DUT/sv/cover_che	SVA / SVA /	Off Off Off	1712 692 177	1 Unlimited 1 Unlimited 1 Unlimited	1 1 1	100% 100% 100%		graph I	included Me	0 (0	0 ns 0 ns 0 ns	
ame A /uart_top/DUT/sv/covercheck13 A /uart_top/DUT/sv/covercheck12 A /uart_top/DUT/sv/covercheck11 A /uart_top/DUT/sv/covercheck10	SVA / SVA / SVA /	Off Off Off	1712 692 177 177	1 Unlimited 1 Unlimited 1 Unlimited 1 Unlimited	1 1 1 1	100% 100% 100% 100%		graph I	included Me	0 (0 (0 (0 (0	0 ns 0 ns 0 ns 0 ns	
ame A /uart_top/DUT/sv/covercheck13 A /uart_top/DUT/sv/covercheck12 A /uart_top/DUT/sv/covercheck11 A /uart_top/DUT/sv/covercheck10 A /uart_top/DUT/sv/covercheck9	SVA SVA SVA SVA SVA SVA SVA	off off off off	1712 692 177 177 716	1 Unlimited 1 Unlimited 1 Unlimited 1 Unlimited 1 Unlimited	1 1 1	100% 100% 100% 100% 100%		graph I	included Me	0 (0 (0 (0 (0 (0 0 0 0	0 ns 0 ns 0 ns 0 ns 0 ns	
ame A juart_top/DUT/sv/cover_check13 A juart_top/DUT/sv/cover_check12 A juart_top/DUT/sv/cover_check11 A juart_top/DUT/sv/cover_check10 A juart_top/DUT/sv/cover_check9 A juart_top/DUT/sv/cover_check8	SVA SVA SVA SVA SVA SVA SVA SVA SVA	off off off off off	1712 692 177 177 716 6515	1 Unlimited 1 Unlimited 1 Unlimited 1 Unlimited 1 Unlimited 1 Unlimited	1 1 1 1	100% 100% 100% 100% 100%		graph I	included Me	0 (0 (0 (0 (0 (0 0 0 0 0 0	0 ns 0 ns 0 ns 0 ns 0 ns 0 ns	
ane A just_top/DUT/sv/cover_check13 A just_top/DUT/sv/cover_check12 A just_top/DUT/sv/cover_check11 A just_top/DUT/sv/cover_check10 A just_top/DUT/sv/cover_check3 A just_top/DUT/sv/cover_check3 A just_top/DUT/sv/cover_check3 A just_top/DUT/sv/cover_check3	SVA	off off off off off off	1712 692 177 177 716 6515 6515	1 Unlimited	1 1 1 1 1 1 1	100% 100% 100% 100% 100% 100%		graph I	included Me	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Ons Ons Ons Ons Ons Ons Ons	
ame A juart_top/DUT/sv/cover_check13 A juart_top/DUT/sv/cover_check12 A juart_top/DUT/sv/cover_check10 A juart_top/DUT/sv/cover_check10 A juart_top/DUT/sv/cover_check30 A juart_top/DUT/sv/cover_check3 A juart_top/DUT/sv/cover_check7 A juart_top/DUT/sv/cover_check7 A juart_top/DUT/sv/cover_check67	SVA	off off off off off off off	1712 692 177 177 716 6515 6515 946	1 Unlimited	1 1 1 1 1 1 1	100% 100% 100% 100% 100% 100% 100%		graph I	included Mi	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 ns 0 ns 0 ns 0 ns 0 ns 0 ns 0 ns 0 ns	
A just_top/DUT/sv/cover_check13 A just_top/DUT/sv/cover_check12 A just_top/DUT/sv/cover_check12 A just_top/DUT/sv/cover_check11 A just_top/DUT/sv/cover_check30 A just_top/DUT/sv/cover_check3 A just_top/DUT/sv/cover_check3 A just_top/DUT/sv/cover_check3 A just_top/DUT/sv/cover_check3 A just_top/DUT/sv/cover_check3 A just_top/DUT/sv/cover_check5	SVA	Off Off Off Off Off Off Off	1712 692 177 177 716 6515 6515 946 493	1 Unlimited	1 1 1 1 1 1 1 1 1	100% 100% 100% 100% 100% 100% 100% 100%		graph I	included Mi	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Ons	
A just_top/DUT/sv/cover_check13 A just_top/DUT/sv/cover_check12 A just_top/DUT/sv/cover_check12 A just_top/DUT/sv/cover_check10 A just_top/DUT/sv/cover_check3 A just_top/DUT/sv/cover_check3 A just_top/DUT/sv/cover_check3 A just_top/DUT/sv/cover_check4 A just_top/DUT/sv/cover_check5 A just_top/DUT/sv/cover_check5 A just_top/DUT/sv/cover_check5 A just_top/DUT/sv/cover_check5 A just_top/DUT/sv/cover_check5	SVA	Off Off Off Off Off Off Off Off	1712 692 177 177 716 6515 6515 946 493 481	1 Unlimited	1 1 1 1 1 1 1	100% 100% 100% 100% 100% 100% 100% 100%		graph I	included Me	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Ons	
A just_top/DUT/sv/cover_check13 A just_top/DUT/sv/cover_check12 A just_top/DUT/sv/cover_check12 A just_top/DUT/sv/cover_check11 A just_top/DUT/sv/cover_check3 A just_top/DUT/sv/cover_check4 A just_top/DUT/sv/cover_check4 A just_top/DUT/sv/cover_check4	SVA	Off Off Off Off Off Off Off Off Off	1712 692 177 177 716 6515 6515 946 493 481	1 Unlimited	1 1 1 1 1 1 1 1 1	100% 100% 100% 100% 100% 100% 100% 100%		graph I	included Me	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000000000000000000000000000000000000000	Ons	
ame A juart_top/DUT/sv/cover_check.13 A juart_top/DUT/sv/cover_check.12 A juart_top/DUT/sv/cover_check.12 A juart_top/DUT/sv/cover_check.10 A juart_top/DUT/sv/cover_check.10 A juart_top/DUT/sv/cover_check.30 A juart_top	SVA	Off Off Off Off Off Off Off Off Off Off	1712 692 177 177 716 6515 6515 946 493 481 974	1 Unlimited	1 1 1 1 1 1 1 1 1	100% 100% 100% 100% 100% 100% 100% 100%		graph I	included Mi	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000000000000000000000000000000000000000	Ons	
Cover Directives Jane A Juant_top/DUT/ps/(cover_check13 A Juant_top/DUT/ps/(cover_check12 A Juant_top/DUT/ps/(cover_check12 A Juant_top/DUT/ps/(cover_check10 A Juant_top/DUT/ps/(cover_check30 A Juant_top/DUT/ps/(cover_c	SVA	Off Off Off Off Off Off Off Off Off	1712 692 177 177 716 6515 6515 946 493 481	1 Unlimited	1 1 1 1 1 1 1 1 1 1 1	100% 100% 100% 100% 100% 100% 100% 100%		graph I	included Mi	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000000000000000000000000000000000000000	Ons	

20.covergroup





21.output

```
| Total Content of the Content of th
```