Assignment extra 3

Q1 CODE :

```
Assignment3extra > @ queue_tb.sv
      module queue_tb ();
          int j;
          int q[$];
          initial begin
              j = 1;
              q = '\{0,2,5\};
              display(" queue = %p , j = %d ",q,j);
              q.insert(1,j);
              display(" queue = %p , j = %d ",q,j);
              q.delete (1);
              display(" queue = %p , j = %d ",q,j);
              q.push_front (7);
              display(" queue = %p , j = %d ",q,j);
              q.push_back (9);
              display(" queue = %p , j = %d ",q,j);
              j = q.pop_back();
              display(" queue = %p , j = %d ",q,j);
              j = q.pop_front();
              display(" queue = %p , j = %d ",q,j);
              q.reverse;
              display(" queue = %p , j = %d ",q,j);
              display(" queue = %p , j = %d ",q,j);
              q.rsort;
              display(" queue = %p , j = %d ",q,j);
 37
              q.shuffle;
              display(" queue = %p , j = %d ",q,j);
          end
      endmodule
```

DISPLAY:

```
/SIM 2> run -all
# queue = '{0, 2, 5} , j =
queue = '{0, 1, 2, 5} , j =
                                      1
# queue = '{0, 2, 5} , j =
# queue = '{7, 0, 2, 5} , j =
                                      1
# queue = '{7, 0, 2, 5, 9} , j =
                                          1
# queue = '{7, 0, 2, 5} , j =
                                      9
# queue = '{0, 2, 5} , j =
# queue = '{5, 2, 0} , j =
                                    7
# queue = '{0, 2, 5} , j =
# queue = '{5, 2, 0} , j =
                                    7
# queue = '{2, 0, 5} , j =
                                    7
```

Q2

CODE TB:

```
Assignment3extra > 🌼 adder_tb.sv
 1 import adder_pkg::*;
 2 module adder_tb ();
    logic signed [4:0] c;
    logic signed [3:0] a,b; // input
     bit clk,rst;
     logic signed [4:0] c_expected;
     int error_count = 0;
     int correct_count = 0;
     adder_class my_adder = new;
      adder q1 (.*);
     initial begin
            #1 clk = ~clk;
     covergroup adder_g @(posedge clk);
      covgrp_a : coverpoint a {
      bins data_a_0 = {ZERO};
        bins data_a_max = {MAXPOS};
         bins data_a_min = {MAXNEG};
      bins data_a_default = default;
       covgrp_b : coverpoint b {
      bins data_b_0 = {ZERO};
        bins data_b_max = {MAXPOS};
        bins data_b_min = {MAXNEG};
      bins data_b_default = default;
       covrrp_a_t : coverpoint a {
       bins data_a_0_max = ( ZERO => MAXPOS);
         bins data_a_max_min = ( MAXPOS => MAXNEG);
        bins data a min max = ( MAXNEG => MAXPOS);
        covrrp_b_t : coverpoint a {
        bins data_b_0_max = ( ZERO => MAXPOS);
         bins data_b_max_min = ( MAXPOS => MAXNEG);
         bins data_b_min_max = ( MAXNEG => MAXPOS);
```

```
adder_g my_adder_g ;
     initial begin
       my_adder_g = new;
      always @(posedge clk) begin
60
          my_adder_g.sample();
         task assert_rst;
             if (c !== 5'b0) begin
                 $display ("not correct");
                 error_count++;
                 $stop;
                 correct_count++;
         task golden_model;
                c_{expected} = 0;
                c_{expected} = a + b;
       task cheack_result;
               if (c_expected !== c) begin
                  $display("not correct for a=%b b=%b", a, b);
                  error_count++;
                  $stop;
                  correct_count++;
```

CODE PKG:

DO FILE:


DISPLAY:

```
Loading work.adder_tb(fast)
Loading work.adder(fast)

18004 : error_count = 0 correct_count = 9002

** Note: $stop : adder_tb.sv(113)
Time: 18004 ns Iteration: 1 Instance: /adder_tb
Break in Module adder_tb at adder_tb.sv line 113
```

COVERGROUP:



CODE COVERAGE:

======	
>1H "Cove	rage"
1 1	 00.00
1 1	00.00
1 1	00.00
1 1	00.00
	1 10 1 10 1 10 1 10 1 10

Statement Coverage:				
Enabled Coverage	Bins	Hits	Misses	Coverage
Statements	3	3	0	100.00%

Branch Coverage:					
Enabled Coverag	e Bins	Hits	Misses	Coverage	
Branches	2	2	0	100.00%	

Q3 CODE PKG :

```
Assignment3extra > 🌼 fsm_pkg.sv
       package fsm_pkg;
          typedef enum { STORE,IDLE,ZERO,ONE } state e;
          class fsm transaction;
             rand bit x,rst;
             bit y exp;
             bit [9:0] users_count_exp;
             bit clk;
  9
           constraint fsm reset {
 11
               rst dist { 0:=99 , 1:=1};
 12
           constraint x reset {
               x dist { 0:=67 , 1:=33};
           covergroup FSM_G @(posedge clk);
             label1 : coverpoint x {
              bins t x = (0 \Rightarrow 1 \Rightarrow 0);
           function new();
               FSM G = new;
           endfunction
       endpackage
```

```
initial begin
  clk = 0;
  forever begin
  #1 clk = ~clk;
  my_fsm1.clk = clk;
end
end
```

DISPLAY:

COVERGROUP:



CODE COVERAGE:

Branch Coverage: Enabled CoverageBranches					<u></u>
Condition Coverage: Enabled Coverage Conditions	Bi 	ns Co ^r 2	vered 2	Misses	Coverage 100.00%

FSM Coverage:					
Enabled Coverage	Bins	Hits	Misses	Coverage	
FSM States	4	4	0	100.00%	
FSM Transitions	7	7	0	100.00%	

```
Statement Coverage:
Enabled Coverage
Bins Hits Misses Coverage
-----
Statements
17 17 0 100.00%
```

```
Toggle Coverage:
   Enabled Coverage
                                     Hits Misses Coverage
                                     ----
36
                                            0 100.00%
                             36
   Toggles
Toggle Coverage for instance /fsm_tb/l --
                                       Node 1H->0L 0L->1H
                                                                                      "Coverage"
                                                                                          100.00
                            cs[1-0]

ns[1-0]

rst

users_count[9-0]
                                                                                          100.00
                                                                                          100.00
                                                                                          100.00
                                                                                          100.00
                                                                                          100.00
                                                                                          100.00
Total Node Count =
Toggled Node Count =
Untoggled Node Count =
Toggle Coverage = 100.00% (36 of 36 bins)
```