

q1

```
adder_ts.vv
1  module adder_ts ();
2  wire signed [4:0] c;    // output
3  reg signed [3:0] a,b;   // input
4  reg clk,rst;           // input
5
6  localparam MAXPOS = 7, ZERO = 0, MAXNEG = -8;
7  int error_count = 0;
8  int correct_count = 0;
9
10 adder q1 (c,a,b,clk,rst);
11 // adder q1 (.*) when the same name
12
13 initial begin
14     clk = 0;
15     forever begin
16         #1 clk = ~clk;
17     end
18 end
19
20 task assert_rst ();
21     rst = 1;
22     @(negedge clk);
23     if (c !== 5'b0) begin
24         $display ("not correct");
25         error_count++;
26         $stop;
27     end
28     else
29         correct_count++;
30     rst = 0;
31 endtask
32
33 task cheack_result ( input signed [4:0] c_expected);
34     @(negedge clk);
35     if (c !== c_expected) begin
36         $display("not correct for a=%b b=%b", a, b);
37         error_count++;
38         $stop;
39     end
40     else
41         correct_count++;
42 endtask
43
44 initial begin
45     a = 0;
46     b = 0;
47
48     // adder_1
49
50     assert_rst;
51
52     // adder_2
53
54     assert_rst;
55
56     // adder_3
57
58     a = MAXPOS;
59     b = MAXNEG;
```

```


44 initial begin
45     a = MAXPOS;
46     b = MAXNEG;
47     check_result (-1);
48
49     // adder_4
50     a = MAXPOS;
51     b = ZERO;
52     check_result (7);
53
54     // adder_5
55     a = MAXPOS;
56     b = MAXPOS;
57     check_result (14);
58
59     // adder_6
60
61     a = ZERO;
62     b = MAXNEG;
63     check_result (-8);
64
65     // adder_7
66
67     a = ZERO;
68     b = ZERO;
69     check_result (0);
70
71     // adder_8
72
73     a = ZERO;
74     b = MAXPOS;
75     check_result (7);
76
77     // adder_9
78
79     a = MAXNEG;
80     b = MAXNEG;
81     check_result (-16);
82
83     // adder_10
84
85     a = MAXNEG;
86     b = ZERO;
87     check_result (-8);
88
89     // adder_11
90
91     a = MAXNEG;
92     b = MAXPOS;
93     check_result (-1);
94
95     // adder_12
96
97     a = MAXPOS;
98     b = MAXNEG;
99     check_result (-1);
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115     $display (" %t : error_count = %d correct_count = %d", $time, error_count, correct_count);

```

```

add.do
1  vlib work
2  vlog adder.v adder_ts.sv +cover -covercells
3  vsim -voptargs=+acc work.adder_ts -cover
4  add wave *
5  coverage save adder_ts.ucdb -onexit
6  run -all

```



| | | |
|---|---|--------|
| File | Edit | View |
| Statement Coverage: | | |
| Enabled Coverage | Bins | Hits |
| Statements | 3 | 3 |
| ====Statement Details===== | | |
| Statement Coverage for instance /adder_ts/q1 -- | | |
| Line | Item | Count |
| File adder.v | | |
| 1 | module adder (output reg signed [4:0] c, | |
| 2 | input signed [3:0] a,b, | |
| 3 | input clk,rst); | |
| 4 | always @ (posedge clk , posedge rst) begin | 14 |
| 5 | if (rst) | |
| 6 | c <= 5'b00000; | 4 |
| 7 | else | |
| 8 | c <= a + b; | 10 |
| Toggle Coverage: | | |
| Enabled Coverage | Bins | Hits |
| Toggles | 30 | 30 |
| ====Toggle Details===== | | |
| Toggle Coverage for instance /adder_ts/q1 -- | | |
| Node | 1H->0L | 0L->1H |
| a[0-3] | 1 | 1 |
| b[0-3] | 1 | 1 |
| c[4-0] | 1 | 1 |
| clk | 1 | 1 |
| rst | 1 | 1 |
| Total Node Count = 15 | | |
| Toggled Node Count = 15 | | |
| Untoggled Node Count = 0 | | |
| Toggle Coverage = 100.00% (30 of 30 bins) | | |

q2

| | A | B | C | D |
|----|--------|--|---|---|
| 1 | label | description | stimulus generation | functionality check |
| 2 | ALU_1 | When the reset is asserted, the output C value must be low | Directed at the start of the simulation | A checker in the testbench to make sure the output is correct |
| 3 | ALU_2 | Verifying opcode to be 2'b00 ,output c be A + B | Directed during the simulation | A checker in the testbench to make sure the output is correct |
| 4 | ALU_3 | When the reset is asserted, the output C value must be low | Directed during the simulation | A checker in the testbench to make sure the output is correct |
| 5 | ALU_4 | Verifying opcode to be 2'b00 ,output c be A + B | Directed during the simulation | A checker in the testbench to make sure the output is correct |
| 6 | ALU_5 | Verifying opcode to be 2'b01 ,output c be A - B | Directed during the simulation | A checker in the testbench to make sure the output is correct |
| 7 | ALU_6 | Verifying opcode to be 2'b01 ,output c be A - B | Directed during the simulation | A checker in the testbench to make sure the output is correct |
| 8 | ALU_7 | Verifying opcode to be 2'b10 ,output c be ~A | Directed during the simulation | A checker in the testbench to make sure the output is correct |
| 9 | ALU_8 | Verifying opcode to be 2'b10 ,output c be ~A | Directed during the simulation | A checker in the testbench to make sure the output is correct |
| 10 | ALU_9 | Verifying opcode to be 2'b11 ,output c be B | Directed during the simulation | A checker in the testbench to make sure the output is correct |
| 11 | ALU_10 | Verifying opcode to be 2'b11 ,output c be B | Directed during the simulation | A checker in the testbench to make sure the output is correct |
| 12 | ALU_11 | Verifying opcode to be 2'b00 ,output c be A + B | Directed during the simulation | A checker in the testbench to make sure the output is correct |
| 13 | ALU_12 | Verifying opcode to be 2'b01 ,output c be A - B | Directed during the simulation | A checker in the testbench to make sure the output is correct |
| 14 | ALU_13 | Verifying opcode to be 2'b10 ,output c be ~A | Directed during the simulation | A checker in the testbench to make sure the output is correct |
| 15 | | | | |

```

1  module ALU_4_bit_tb ;
2      reg clk;
3      reg reset;
4      reg [1:0] Opcode; // The opcode
5      reg signed [3:0] A; // Input data A in 2's complement
6      reg signed [3:0] B; // Input data B in 2's complement
7      wire signed [4:0] C; // ALU output in 2's complement
8      ALU_4_bit t (.*) ;
9
10     int error_count = 0;
11     int correct_count = 0;
12
13     initial begin
14         clk = 0;
15         forever #1 clk = ~clk;
16     end
17
18     task check_result ( input signed [4:0] out);
19         @(negedge clk);
20         if (C != out) begin
21             $display ("error");
22             error_count++;
23         end
24         else begin
25             $display ("correct");
26             correct_count++;
27         end
28     endtask
29
30     initial begin
31         //Label1
32         reset = 1;
33         check_result (0);
34         reset = 0;
35
36         //Label2
37         Opcode = 2'b00;
38         A = $random;
39         B = $random;
40         check_result (A+B);
41
42         //Label3
43         reset = 1;
44         check_result (0);
45         reset = 0;
46
47         //Label4
48         Opcode = 2'b00;
49         A = $random;
50         B = $random;
51         check_result (A+B);
52
53         //Label5
54         Opcode = 2'b01;
55         A = $random;
56         B = $random;
57         check_result (A-B);

```


```

58
59 //Label6
60 Opcode = 2'b01;
61 A = $random;
62 B = $random;
63 cheack_result (A-B);
64
65 //Label7
66 Opcode = 2'b10;
67 A = $random;
68 cheack_result (~A);
69
70 //Label8
71 Opcode = 2'b10;
72 A = $random;
73 cheack_result (~A);
74
75 //Label9
76 Opcode = 2'b11;
77 B = $random;
78 cheack_result (/B);
79
80 //Label10
81 Opcode = 2'b11;
82 B = $random;
83 cheack_result (/B);
84
85 //Label11
86 Opcode = 2'b00;
87 A = 4'b1111;
88 B = $random;
89 cheack_result (A+B);
90
91 //Label12
92 Opcode = 2'b01;
93 A = 4'b0000;
94 B = $random;
95 cheack_result (A-B);
96
97 //Label13
98 Opcode = 2'b10;
99 A = $1111;
100 cheack_result (~A);
101
102 $display("error = %d correct = %d", error_count, correct_count);
103 $stop;
104 end
105

```

ALU.do

```
1 vlib work
2 vlog ALU.v ALU_tb.sv +cover -covercells
3 vsim -voptargs=+acc work.ALU_4_bit_tb -cover
4 add wave *
5 coverage save ALU_tb.ucdb -onexit
6 run -all
```



```
=====Toggle Details=====

Toggle Coverage for instance /ALU_4_bit_tb/t --

Node      1H->0L      0L->1H      "Coverage"
-----
A[0-3]      1          1        100.00
Alu_out[4-0] 1          1        100.00
B[0-3]      1          1        100.00
C[4-0]      1          1        100.00
Opcode[0-1] 1          1        100.00
clk         1          1        100.00
reset       1          1        100.00

Total Node Count      =      22
Toggled Node Count    =      22
Untoggled Node Count  =       0

Toggle Coverage       =    100.00% (44 of 44 bins)

=====
=== Instance: /ALU_4_bit_tb
=== Design Unit: work.ALU_4_bit_tb
=====

Branch Coverage:
  Enabled Coverage      Bins      Hits      Misses      Coverage
  -----
  Branches              2          1          1        50.00%

=====Branch Details=====

Branch Coverage for instance /ALU_4_bit_tb
NOTE: The modification timestamp for source file 'ALU_tb.sv' has been altered since compilation.

Line      Item      Count      Source
----      -
File ALU_tb.sv
-----IF Branch-----
20          13      Count coming in to IF
20          1      ***0***      if (C != out) begin
24          1      13          else begin
Branch totals: 1 hit of 2 branches = 50.00%
```

q3

| | A | B | C | D |
|----|--------|--|---|---|
| 1 | label | description | stimulus generation | functionality cheack |
| 2 | ALU_1 | When the reset is asserted, the output C value must be low | Directed at the start of the simulation | A checker in the testbench to make sure the output is correct |
| 3 | ALU_2 | Verifying D = 4'b1000 , output Y be 0 , output valid be D | Directed during the simulation | A checker in the testbench to make sure the output is correct |
| 4 | ALU_3 | When the reset is asserted, the output C value must be low | Directed during the simulation | A checker in the testbench to make sure the output is correct |
| 5 | ALU_4 | Verifying D = 4'b1100 , output Y be 1 , output valid be D | Directed during the simulation | A checker in the testbench to make sure the output is correct |
| 6 | ALU_5 | Verifying D = 4'b0100 , output Y be 1 , output valid be D | Directed during the simulation | A checker in the testbench to make sure the output is correct |
| 7 | ALU_6 | Verifying D = 4'b1010 , output Y be 2 , output valid be D | Directed during the simulation | A checker in the testbench to make sure the output is correct |
| 8 | ALU_7 | Verifying D = 4'b1110 , output Y be 2 , output valid be D | Directed during the simulation | A checker in the testbench to make sure the output is correct |
| 9 | ALU_8 | Verifying D = 4'b1111 , output Y be 3 , output valid be D | Directed during the simulation | A checker in the testbench to make sure the output is correct |
| 10 | ALU_9 | Verifying D = 4'b1000 , output Y be 0 , output valid be D | Directed during the simulation | A checker in the testbench to make sure the output is correct |
| 11 | ALU_10 | Verifying D = 4'b0111 , output Y be 0 , output valid be D | Directed during the simulation | A checker in the testbench to make sure the output is correct |
| 12 | ALU_11 | Verifying D = 4'b0000 , output valid be D | Directed during the simulation | A checker in the testbench to make sure the output is correct |
| 13 | ALU_12 | Verifying D = 4'b0011 , output Y be 3 , output valid be D | Directed during the simulation | A checker in the testbench to make sure the output is correct |


```

priority_enc_tb.sv
1  module priority_enc_tb ;
2  reg clk;
3  reg rst;
4  reg [3:0] D;
5  wire [1:0] Y;
6  wire valid;
7
8  priority_enc p (.*);
9
10 int error_count = 0;
11 int correct_count = 0;
12
13 initial begin
14     clk = 0;
15     forever #1 clk = ~clk;
16 end
17
18 task cheack_result_y ( input [1:0] out);
19     @(negedge clk);
20     if (out != Y) begin
21         $display ("error");
22         error_count++;
23     end
24     else begin
25         $display ("correct");
26         correct_count++;
27     end
28 endtask
29
30 task cheack_result_valid ( input valid_expected);
31     @(negedge clk);
32     if (valid_expected != valid) begin
33         $display ("error");
34         error_count++;
35     end
36     else begin
37         $display ("correct");
38         correct_count++;
39     end
40 endtask
41
42 initial begin
43     // label1
44     rst = 1;
45     cheack_result_y (0);
46     rst = 0;
47
48     // label 2
49     D = 4'b1000;
50     cheack_result_y (0);
51     cheack_result_valid (/D);
52
53     // label3
54     rst = 1;
55     cheack_result_y (0);
56     rst = 0;
57

```

```

// Label 5
D = 4'b0100;
cheack_result_y (1);
cheack_result_valid (/D);

// Label 6
D = 4'b1010;
cheack_result_y (2);
cheack_result_valid (/D);

// Label 7
D = 4'b1110;
cheack_result_y (2);
cheack_result_valid (/D);

// Label 8
D = 4'b1111;
cheack_result_y (3);
cheack_result_valid (/D);

// Label 9
D = 4'b1000;
cheack_result_y (0);
cheack_result_valid (/D);

// Label 10
D = 4'b0111;
cheack_result_y (3);
cheack_result_valid (/D);

// Label 11
D = 4'b0000;
cheack_result_valid (/D);

// Label 6
D = 4'b0011;
cheack_result_y (3);
cheack_result_valid (/D);

$display("error = %d correct = %d", error_count, correct_count);
$stop;
end

```

```


1  module priority_enc (
2      input  clk,
3      input  rst,
4      input  [3:0] D,
5      output reg [1:0] Y,          ////////// reg
6      output reg valid
7  );
8
9      always @(posedge clk) begin
10         if (rst)
11             Y <= 2'b0;
12         else
13             casex (D)
14                 4'b1000: Y <= 0;
15                 4'bX100: Y <= 1;
16                 4'bXX10: Y <= 2;
17                 4'bXXX1: Y <= 3;
18             endcase
19         valid <= (~/D)? 1'b0: 1'b1;
20     end
21 endmodule

```

```

priority_enc.do
1  vlib work
2  vlog priority_enc.v priority_enc_tb.sv +cover -covercells
3  vsim -voptargs=+acc work.priority_enc_tb -cover
4  add wave *
5  coverage save priority_enc_tb.ucdb -onexit
6  run -all

```



```

1      All False Count
Branch totals: 5 hits of 5 branches = 100.00%

Statement Coverage:
  Enabled Coverage      Bins      Hits      Misses      Coverage
-----
Statements              7         7         0      100.00%

=====Statement Details=====

Statement Coverage for instance /priority_enc_tb/p --

Line      Item      Count      Source
----      -
File priority_enc.v
1          module priority_enc (
2          input  clk,
3          input  rst,
4          input  [3:0] D,
5          output reg [1:0] Y,          // reg
6          output reg valid
7          );
8
9          1          19      always @(posedge clk) begin
10         if (rst)
11         1          2          Y <= 2'b0;
12         else
13         case D
14         1          4          4'b1000: Y <= 0;
15         1          3          4'bX100: Y <= 1;
16         1          3          4'bXX10: Y <= 2;
17         1          6          4'bXXX1: Y <= 3;
18         endcase
19         1          19      valid <= (~D)? 1'b0: 1'b1;

Toggle Coverage:
  Enabled Coverage      Bins      Hits      Misses      Coverage
-----
Toggles                18         18         0      100.00%

=====Toggle Details=====

Toggle Coverage for instance /priority_enc_tb/p --

```

q4

| | A | B | C | D |
|---|-------|---|---|---|
| 1 | label | description | stimulus generation | functionality cheack |
| 2 | ALU_1 | When the reset is asserted, the output C value must be low | Directed at the start of the simulation | A checker in the testbench to make sure the output is correct |
| 3 | ALU_2 | Verifying A = random ,B = random , C = random , D = random and cheack output with golden model for 1000 round | Directed during the simulation | A checker in the testbench to make sure the output is correct |
| 4 | ALU_3 | When the reset is asserted, the output C value must be low | Directed during the simulation | A checker in the testbench to make sure the output is correct |