Assignment extra 2

Q1 CODE :

```
array_extra.sv
      module array_2 ();
          bit [12] my_array [4];
           int j = 0;
           initial begin
              my_array [0] = 12'h012;
              my_array [1] = 12'h345;
              my_array [2] = 12'h678;
              my array [3] = 12'h9ab;
              $display(" my_arrar = %p", my_array);
 11
             for (int k= 0; k<4 ; k++) begin
               for (int i=4 ; i<6 ; i++) begin
                   $display(" bits [4:5] = %b", my_array [j][i]);
              end
               j++;
 17
          end
      endmodule
```

DISPLAY:

```
VSIM 6> run -all

# my_arrar = '{18, 837, 1656, 2475}

# bits [4:5] = 0

# bits [4:5] = 0

# bits [4:5] = 1

# bits [4:5] = 1
```

Q2

CODE PKG:

```
assignment2_extra >  alu_pkg.sv

1    package alu_pkg;

2    typedef enum bit [1:0] { Add,Sub,Not_A,ReductionOR_B } opcode_e;

4    class ALU_class;

6    rand bit reset;
   rand opcode_e opcode;
   rand reg signed [3:0] A;
   rand reg signed [3:0] B;

10    constraint ALU_reset {
      reset dist { 0:=99 , 1:=1};
   }

15    endclass

16    randpackage
```

CODE TB:

```
import alu_pkg ::*;
      module ALU_tb ;
          reg clk;
          reg reset;
          opcode_e opcode; // The opcode
          reg signed [3:0] A;
                                // Input data A in 2's complement
          reg signed [3:0] B;
                                // Input data B in 2's complement
          wire signed [4:0] C; // ALU output in 2's complement
         wire signed [4:0] C_ex;
         ALU_4_bit t (clk,reset,opcode,A,B,C);
         ALU_4_bit k (clk,reset,opcode,A,B,C_ex);
         ALU_class my_ALU_class = new();
         int error_count = 0;
         int correct_count =0;
         initial begin
         clk = 0;
         forever #1 clk = ~clk;
         task cheack result;
       @(negedge clk);
         if (C != C_ex) begin
            $display ("error");
            error count++;
             $display ("correct");
             correct_count++;
```

```
task cheack_reset;
    reset = 0;
    cheack_result ;
    cheack_reset;
    repeat (1000) begin
       assert (my_ALU_class.randomize());
        reset = my_ALU_class.reset;
        A = my_ALU_class.A;
      B = my_ALU_class.B;
        opcode = my_ALU_class.opcode;
        cheack_result;
    cheack_reset;
    repeat (90000) begin
        assert (my_ALU_class.randomize());
        cheack_result ;
    cheack_reset;
    $display("error = %d correct = %d", error_count, correct_count);
```

DO FILE:

```
assignment2_extra > ALUexstra.do

1 vlib work

2 vlog ALU.v ALU_tb.sv alu_pkg.sv +cover -covercells

3 vsim -voptargs=+acc work.ALU_tb -cover

4 add wave *

5 coverage save ALU_tb.ucdb -onexit

6 run -all

Chat (CTRL + I) / Edit (CTRL + L)
```

DISPLAY:

```
# correct
# error = 0 correct = 91003
# ** Note: $stop : ALU_tb.sv(72)
# Time: 182012 ns Iteration: 1 Instance: /ALU_tb
# Break in Module ALU_tb at ALU_tb.sv line 72
```

COVERAGE:

```
Toggle Coverage:
Enabled Coverage
                                                Misses Coverage
                                                   0 100.00%
   Toggles
Toggle Coverage for instance /ALU_tb/t --
                                                                                              "Coverage"
                                           Node
                                                   1H->0L
                                                               0L->1H
                                   A[0-3]
Alu_out[4-0]
B[0-3]
C[4-0]
Opcode[0-1]
clk
                                                                                                  100.00
                                                                                                  100.00
                                                                                                  100.00
                                                                                                  100.00
                                                                                                  100.00
                                                                                                  100.00
                                          reset
                                                                                                  100.00
Total Node Count = Toggled Node Count =
Untoggled Node Count =
                         100.00% (44 of 44 bins)
Toggle Coverage
```

VERIFICATION PLAN:

1 label	description	stimulus generation	function functionality cheack
2 ALU_1	when the rst is asserted the output dout value must be low	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct
3 ALU_2	verifying randomize and constraint input	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct
4 ALU_3	when the rst is asserted the output dout value must be low	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct
5 ALU_4	verifying randomize and constraint input	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct
6 ALU_5	when the rst is asserted the output dout value must be low	directed at the start of the simulation	cheacker in the testbench to make sure the output is correc

Q3 CODE TB:

```
import fsm_pkg ::*;
module fsm_tb ();
    logic clk, rst, x;
   logic y;
   Logic [9:0] users_count;
   fsm_transaction my_fsm1 = new;
   int error_count = 0;
   int correct_count =0;
    FSM_010 L (.*);
forever #1 clk = ~clk;
   task cheack_result (input fsm_transaction my_fsm2);
   golden_model (my_fsm2);
   if (my_fsm2.rst !== 1) begin
   @(negedge clk);
  if ( (my_fsm2.y_exp !== y) || (my_fsm2.users_count_exp !== users_count) )begin
       $display ("error in out");
       error_count++;
   else begin
       correct_count++;
   end
   cheack_result_rst;
    task golden_model (input fsm_transaction my_fsm3);
       case (cs)
            IDLE: begin
                if (my_fsm3.x)
                   ns = IDLE;
```

```
ZERO: begin
              if (my_fsm3.x)
                 ns = ONE;
          end
          ONE: begin
              if (my_fsm3.x)
                 ns = STORE;
          end
          STORE: begin
              if (my_fsm3.x)
          end
      if(my_fsm3.rst) begin
          my_fsm3.users_count_exp <= 0;</pre>
      else begin
         if (cs == STORE)
    my_fsm3.users_count_exp++;
       my_fsm3.y_exp = (cs == STORE)? 1:0;
 task cheack_reset ;
      rst = 1;
      cheack_result_rst;
  rst = 0;
task cheack_result_rst ;
```

```
task cheack_result_rst ;
       @(negedge clk);
       if ((y !== 0) && (users_count !== 0)) begin
      $display ("error in rst");
      error_count++;
        correct_count++;
    initial begin
       x = 0;
       cheack_reset;
       repeat (9000) begin
           assert (my_fsm1.randomize());
           rst = my_fsm1.rst;
           x = my_fsm1.x;
            cheack_result(my_fsm1);
       repeat (9000) begin
           assert (my_fsm1.randomize());
           x = my_fsm1.x;
           rst = 0;
            my_fsm1.rst=0;
            cheack_result(my_fsm1);
        $display("error = %d correct = %d", error_count, correct_count);
        $stop;
endmodule
```

CODE PKG:

```
assignment2_extra > @ fsm_pkg.sv

1     package fsm_pkg;

2     typedef enum { STORE,IDLE,ZERO,ONE } state_e;

4     class fsm_transaction;
        rand bit x,rst;
        bit y_exp;
        bit [9:0] users_count_exp;

9     constraint fsm_reset {
            rst dist { 0:=99 , 1:=1};
        }

10     constraint k_reset {
            x dist { 0:=67 , 1:=33};
        }

11     endclass

12     endpackage

13     endpackage

14     endpackage

15     endpackage

16     endpackage

17     endpackage

18     endpackage
```

DO FILE:

```
assignment2_extra > fsm.do

1 vlib work

2 vlog FSM_010.v fsm_pkg.sv fsm_tb.sv +cover -covercells

3 vsim -voptargs=+acc work.fsm_tb -cover

4 add wave *

5 coverage save fsm_tb.ucdb -onexit

6 run -all
```

DISPLAY:

```
# Loading work.rsm_olo(last)
# error = 0 correct = 18001
# ** Note: $stop : fsm_tb.sv(121)
# Time: 36002 ns Iteration: 1 Instance: /fsm_tb
# Break in Module fsm tb at fsm tb.sv line 121
```

COVERAGE:

Toggle Coverage: Enabled Coverage	Bins	Hits	Misses Coverage	
Toggles	36	36	0 100.00%	
Branch Coverage: Enabled Coverage	Bins	Hits M	isses Coverage	======
Branches	21		0 100.00%	
Condition Coverage: Enabled CoverageConditions	Bins 2	Covered 2	Misses Coverage 0 100.00%	
FSM Coverage: Enabled Coverage	Bins	Hits	Misses Covera	ge
FSM States FSM Transitions	4 7		0 100.0 0 100.0	
FSM Transitions Statement Coverage: Enabled Coverage	/ Bins	/ Hits	0 100.00% Misses Coverage	
Statements	17	17	0 100.00%	

VERIFICATION PLAN:

7 FSM_1	when the rst is asserted the output dout value must be low	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct
8 FSM_2	verifying randomize and constraint input	directed at the start of the simulation	cheacker in the testbench to make sure the output is
q			correct