

ASSIGNMENT 4 EXTRA

Q1

CODE :











```
Assignment_extra_4 > ALU_tb.sv
1  module ALU_4_bit_tb;
2      reg clk;
3      reg reset;
4      reg [1:0] Opcode;          // The opcode
5      reg signed [3:0] A;        // Input data A in 2's complement
6      reg signed [3:0] B;        // Input data B in 2's complement
7      wire signed [4:0] C;       // ALU output in 2's complement
8      logic signed [4:0] expected;
9
10     ALU_4_bit t (.*);
11     bind ALU_4_bit ALU_sva sva (clk, reset, Opcode, A, B, C);
12
13     // Clock generation
14     initial begin
15         clk = 0;
16         forever #1 clk = ~clk;
17     end
18
19     initial begin
20
21         repeat (10000) begin
22             Opcode = $random;
23             A = $random;
24             B = $random;
25             reset = $random;
26
27             @(negedge clk);
28
29         end
30
31         $stop;
32     end
33 endmodule
34
```

Assignment_extra_4 > ALU_sva.sv

```
1  module ALU_sva (
2      input logic clk,
3      input logic reset,
4      input logic [1:0] Opcode,
5      input logic signed [3:0] A,
6      input logic signed [3:0] B,
7      input logic signed [4:0] C
8  );
9
10     // A + B
11     property add_check;
12         @(posedge clk) disable iff (reset)
13             (Opcode == 2'b00) |> (C == ($past(A) + $past(B)));
14     endproperty
15     assert property (add_check) else $error("Addition failed: C != A + B");
16     cover property (add_check);
17
18     // A - B
19     property sub_check;
20         @(posedge clk) disable iff (reset)
21             (Opcode == 2'b01) |> (C == ($past(A) - $past(B)));
22     endproperty
23     assert property (sub_check) else $error("Subtraction failed: C != A - B");
24     cover property (sub_check);
25
26     // ~A (bitwise NOT of A)
27     property not_a_check;
28         @(posedge clk) disable iff (reset)
29             (Opcode == 2'b10) |> (C == ~$past(A));
30     endproperty
31     assert property (not_a_check) else $error("Bitwise NOT of A failed");
32     cover property (not_a_check);
33
34     // Reduction OR of B
35     property reduction_or_check;
36         @(posedge clk) disable iff (reset)
37             (Opcode == 2'b11) |> (C == ($past(B)));
38     endproperty
39     assert property (reduction_or_check) else $error("Reduction OR of B failed");
40     cover property (reduction_or_check);
41
42     // Reset output
43     property reset_check;
44         @(posedge clk) disable iff (!reset)
45             (reset) |> (C == 5'b0);
46     endproperty
47     assert property (reset_check) else $error("Reset failed: C != 0");
48     cover property (reset_check);
49
50 endmodule
51
```

Assignment_extra_4 > ALU.do

```
1 vlib work
2 vlog ALU.v ALU_sva.sv ALU_tb.sv +cover -covercells
3 vsim -voptargs=+acc work.ALU_4_bit_tb -cover
4 add wave *
5 coverage save ALU_tb.ucdb -onexit
6 run -all
```

Cover Directives													
Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Included	Memory	Peak Memory	Peak Memory Time
 /ALU_4_bit_tb/t/sv... SVA	SVA	✓	Off	2454	1	Unli...	1	100%		✓	0	0	0 ns
 /ALU_4_bit_tb/t/sv... SVA	SVA	✓	Off	671	1	Unli...	1	100%		✓	0	0	0 ns
 /ALU_4_bit_tb/t/sv... SVA	SVA	✓	Off	650	1	Unli...	1	100%		✓	0	0	0 ns
 /ALU_4_bit_tb/t/sv... SVA	SVA	✓	Off	613	1	Unli...	1	100%		✓	0	0	0 ns
 /ALU_4_bit_tb/t/sv... SVA	SVA	✓	Off	685	1	Unli...	1	100%		✓	0	0	0 ns

```

Assertion Coverage:
  Assertions                5          5          0  100.00%
-----
Name                        File(Line)                        Failure
                               Count                        Pass
                               Count                        Count
-----
/ALU_4_bit_tb/t/sva/assert__reset_check
                        ALU_sva.sv(47)                        0          1
/ALU_4_bit_tb/t/sva/assert__reduction_or_check
                        ALU_sva.sv(39)                        0          1
/ALU_4_bit_tb/t/sva/assert__not_a_check
                        ALU_sva.sv(31)                        0          1
/ALU_4_bit_tb/t/sva/assert__sub_check
                        ALU_sva.sv(23)                        0          1
/ALU_4_bit_tb/t/sva/assert__add_check
                        ALU_sva.sv(15)                        0          1

Directive Coverage:
  Directives                5          5          0  100.00%

DIRECTIVE COVERAGE:

```

```

Toggle Coverage:
  Enabled Coverage        Bins      Hits      Misses  Coverage
-----
  Toggles                34        34         0  100.00%

=====Toggle Details=====

Toggle Coverage for instance /ALU_4_bit_tb/t/sva --


Node      1H->0L      0L->1H  "Coverage"
-----
A[0-3]      1          1    100.00
B[0-3]      1          1    100.00
C[0-4]      1          1    100.00
Opcode[0-1] 1          1    100.00
  clk      1          1    100.00
  reset    1          1    100.00

Total Node Count   =      17
Toggled Node Count =      17
Untoggled Node Count =      0

Toggle Coverage    =    100.00% (34 of 34 bins)

```

Q2

Assignment_extra_4 >  assertion2.sv

```
1  module assertion2 ( input logic clk,request,grant,frame,irdy
2  );
3      property prop1;
4      @(posedge clk) $rose (request) | => ##[2:5] grant;
5      endproperty
6      label1 : assert property (prop1);
7      label2 : cover property (prop1);
8
9      property prop2;
10     @(posedge clk) $rose (grant) | -> ($fell(frame) && $fell(irdy));
11     endproperty
12     label3 : assert property (prop2);
13     label4 : cover property (prop2);
14
15     property prop3;
16     @(posedge clk) ($rose (frame) && $rose (irdy)) | => $fell(grant);
17     endproperty
18     label5 : assert property (prop3);
19     label6 : cover property (prop3);
20
21 endmodule
```

Q3

Assignment_extra_4 > assertion3.sv

```
1  module assertion2 ( input logic [0:1] cs,  
2      input logic clk, get_data  
3  );  
4      parameter IDLE = 2'b00;  
5      parameter WAITO = 2'b01;  
6      parameter GEN_BLK_ADDR = 2'b11;  
7  
8      property prop_cs;  
9      @(posedge clk) $onehot(cs);  
10     endproperty  
11     label1 : assert property (prop_cs);  
12     label2 : cover property (prop_cs);  
13  
14     property prop;  
15     @(posedge clk) (cs == IDLE && get_data) | => (cs == GEN_BLK_ADDR) ##64 (cs == WAITO);  
16     endproperty  
17     label3 : assert property (prop);  
18     label4 : cover property (prop);  
19  
20  
21 endmodule
```