Assignment 2

Q1

CODE:

```
array.sv
      module array ();
          int dyn_arr1 [];
int dyn_arr2 [] = '{9,1,8,3,4,4};
          int size_arr;
          initial begin
              dyn_{arr1} = new [6];
               foreach (dyn_arr1 [i])
                      dyn_arr1[i] = i;
               size_arr = $size(dyn_arr1);
               $display("dyn_arr1 = %p %d , dyn_arr2 = %p", dyn_arr1, size_arr, dyn_arr2);
               dyn_arr1.delete();
               dyn_arr2.reverse();
               $display("dyn_arr2 = %p", dyn_arr2);
              dyn_arr2.sort();
$display("dyn_arr2 = %p", dyn_arr2);
               dyn_arr2.rsort();
               $display("dyn_arr2 = %p", dyn_arr2);
               dyn_arr2.shuffle();
               $display("dyn_arr2 = %p", dyn_arr2);
      endmodule
```

DISPLAY:

```
VSIM 23> run -all

# dyn_arr1 = '{0, 1, 2, 3, 4, 5}

# dyn_arr2 = '{4, 4, 3, 8, 1, 9}

# dyn_arr2 = '{1, 3, 4, 4, 8, 9}

# dyn_arr2 = '{9, 8, 4, 4, 3, 1}

# dyn_arr2 = '{8, 1, 4, 3, 9, 4}
```

Q2

CODE TB:

```
counter_tb.sv
      import counter_pkg ::*;
module counter_tb ();
                                        Chat (CTRL + I) / Edit (CTRL + L)
           parameter WIDTH = 4;
           Logic clk;
           logic rst_n;
           Logic load_n;
          logic up_down;
logic ce;
           Logic [WIDTH-1:0] data_load;
           Logic [WIDTH-1:0] count_out;
           logic max_count;
logic zero;
           logic [WIDTH-1:0] count_out_ex;
           int error_counter = 0;
           counter #(.WIDTH(WIDTH)) g (.*);
           initial begin
               clk = 0;
          task cheack_result (input [WIDTH-1:0] x);
             if (x != count_out) begin
                $display("%t error",$time);
               @(negedge clk);
            rst_n = 1;
```

```
task cheack_max ;
   @(negedge clk);
   if (max_count)
      correct_counter++;
      $display("%t error",$time);
    correct_counter++;
endtask
 task cheack_zero ;
   @(negedge clk);
   if (zero)
      correct_counter++;
   else begin
      $display("%t error",$time);
    correct counter++;
endtask
initial begin
///label1////
cheack_reset;
/////label2////
load_n = 0;
data Load = 4'b0001;
cheack_result (data_load);
load_n = 1;
///label3////
cheack reset;
//////label4/////
ce = 1;
up_down = 0;
cheack_result (count_out-1);
up \ down = 1;
cheack_result(count_out +1);
/////label5////
ce = 0;
Load n = 0;
data\_load = 4'b0000;
cheack_result (data_load);
cheack zero ;
load_n = 1;
```

```
load_n = 0;
data_load = 4'b0000;
cheack_result (data_load);
cheack_zero ;
load_n = 1;
up\_down = 0;
cheack_result (count_out-1);
up\_down = 1;
cheack_result(count_out +1);
load_n = 0;
data_load = 4'b0100;
cheack_result (data_load);
load_n = 1;
up_down = 0;
cheack_result (count_out-1);
up\_down = 1;
cheack_result(count_out +1);
load_n = 0;
data_load = 4'b1111;
cheack_result (data_load);
cheack_max ;
load_n = 1;
load_n = 0;
data_load = 4'b0010;
cheack_result (data_load);
Load_n = 1;
load_n = 0;
data_load = 4'b1100;
cheack_result (data_load);
load_n = 1;
cheack_reset;
$display("error_counter = %d correct_counter = %d",error_counter,correct_counter);
$stop;
```

```
counter_class counter];

intida begin

sert (counter] = mex;

for (int t = 0; till); (i+) begin

sert (counter].reset;

count counter_least;

counter_counter_least;

counter_counter_least;

deat_counter_counter_least;

counter_counter_least;

deat_counter_counter_least;

sert (counter_lu_doun;

poldem_acclet;

check_cut;

and

**Sisplay ("error_counter = %d correct_counter = %d", error_counter_correct_counter);

stop;

and

**Sisplay ("error_counter = %d correct_counter_ex^d", cik, rst_n, load_n, up_down, data_load_count_out_ex);

and

**Sisplay ("error_counter = %d counter_dount_ex^dd count_ex^dd", cik, rst_n, load_n, up_down, data_load_count_out_ex);

and

**Sisplay ("error_counter = %d count_ex^dd count_ex^dd", cik, rst_n, load_n, up_down, data_load_count_out_ex);

and

**Sisplay ("error_counter_ex");

**Count_out_ex <= 0;

**Count_out_ex <= 0;

**Count_out_ex <= 0;

**Count_out_ex <= count_out_ex <= 1;

**Count_out_ex <= count_out_ex <= 1;

**Count_out_ex <= count_out_ex <= coun
```

CODE PKG:

```
counter_pkg.sv
      package counter_pkg;
        class counter class ;
          rand logic reset;
  5
          rand logic load n;
          rand logic ce;
          rand logic [3:0] data;
          rand logic up down;
          constraint counter_cst {
               reset dist {0 := 1, 1:= 99};
 11
              load n dist {0 := 30, 1:= 70};
 12
               ce dist {0 := 30, 1:= 70};
 15
          };
 17
      endpackage
```

DO FILE:

```
counter.do
vlib work
vlog counter.v counter_tb.sv counter_pkg.sv +cover -covercells
vsim -voptargs=+acc work.counter_tb -cover
add wave *
coverage save counter_tb.ucdb -onexit
run -all
```

DISPLAY:

```
# error_counter = 0 correct_counter = 119
# ** Note: $stop : counter_tb.sv(149)
# Time: 244 ns Iteration: 1 Instance: /counter_tb
# Break in Module counter_tb at counter_tb.sv line 149
```

COVERAGE:

```
Toggle Coverage:
   Enabled Coverage
                                    Hits Misses Coverage
                              30
                                     30
   Toggles
                                          0 100.00%
Toggle Coverage for instance /counter tb/g --
                                      Node 1H->0L 0L->1H "Coverage"
                             ce 1 1
count_out[3-0] 1 1
data_load[0-3] 1 1
load_n 1 1
max_count 1 1
rst_n 1 1
                                                                 100.00
                                                                 100.00
                                                                 100.00
                                                                  100.00
                                                                  100.00
                                                                 100.00
                                                                 100.00
                                    up_down
                                                                  100.00
                                                                  100.00
Total Node Count
Toggled Node Count =
Untoggled Node Count =
                         0
                     100.00% (30 of 30 bins)
Toggle Coverage
```

Condition Coverage: Enabled Coverage	Bins	Covered	Misses	Coverage			
Conditions	2	2	0	100.00%			
Condition Datails							

Branch Coverage:							
Enabled Coverage	Bins	Hits	Misses	Coverage			
Branches	10	10	0	100.00%			
Dnanch Dotails							

Statement Coverage:	ni	nda.		6
Enabled Coverage	Bins	Hits	Misses	Coverage
Statements	7	7	0	100.00%

VERIFICATION PLAN:

label	description	stimulus generation	function functionality cheack
counter_1	when the rst is asserted the output dout value must be low	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct
counter_2	verifying load_n desserted	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct
counter_3	when the rst is asserted the output dout value must be low	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct
counter_4	verifying ce desserted and up_down eqaual 0	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct
counter_5	verifying ce desserted and load_en active	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct
counter_6	verifying ce asserted and load_en active	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct
counter_14	verifying randomize and constraint input		

Q3

CODE TB:

```
import ALU_pkg ::*;
module ALU ();
     parameter FULL_ADDER = "ON";
     logic clk, cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
    Logic signed [2:0] A, B;
Logic [15:0] Leds;
bit [15:0] Leds_ex;
Logic [5:0] out;
     bit [5:0] out_ex;
      \textbf{ALSU o (A,B,cin,serial\_in,red\_op\_A,red\_op\_B,opcode,bypass\_A,bypass\_B,clk,rst,direction,leds,out);} \\
     {\tt ALSU~02~(A,B,cin,serial\_in,red\_op\_A,red\_op\_B,opcode\_bypass\_A,bypass\_B,clk,rst,direction,leds\_ex,out\_ex);}
          clk = 0;
forever begin
          #1 clk = ~clk;
end
     ALU_class my_alu; initial begin
           cheack_reset;
           my_alu = new;
repeat (90000) begin
                rst = my_alu.rst;
                red_op_A = my_alu.red_op_A;

red_op_B = my_alu.red_op_B;

bypass_A = my_alu.bypass_A;

bypass_B = my_alu.bypass_B;

direction = my_alu.direction;

cin = my_alu.cin;
                 serial_in = my_alu.serial;
                A = my_alu.A;
B = my_alu.B;
opcode = my_alu.my_opcode;
                 cheack_result;
```

CODE PKG:

```
package ALU_pkg;
   typedef enum { opcode0,opcode1,opcode2,opcode3,opcode4,opcode5,invalid6,invalid7 } opcode_e;
    localparam MAXPOS = 3, ZERO = 0, MAXNEG = -4;
   class ALU class ;
    rand logic red_op_A,red_op_B;
    rand opcode_e my_opcode;
    rand logic bypass_A, bypass_B;
    rand logic direction,cin;
    rand logic serial; Chat (CTRL + I) / Edit (CTRL + L)
        (my_opcode == opcode2 || my_opcode == opcode3) -> A dist { MAXNEG,MAXPOS,ZERO :/ 60};
(my_opcode == opcode2 || my_opcode == opcode3) -> B dist { MAXNEG,MAXPOS,ZERO :/ 60};
         (my\_opcode == opcode0 || my\_opcode == opcode1 && red\_op\_A ==1) -> A dist { 1,2,4 :/ 80};
         (my_opcode == opcode0 || my_opcode == opcode1 && red_op_A ==1) -> B dist { 0 := 100};
        (my_opcode == opcode0 || my_opcode == opcode1 && red_op_B ==1) -> B dist { 1,2,4 :/ 80};
        (my\_opcode == opcode0 \mid | my\_opcode == opcode1 && red\_op\_B ==1) -> A dist { 0 := 100};
         my_opcode dist { [invalid6:invalid7] := 20,[opcode0:opcode5] := 80};
        bypass_A dist { 0:=80 , 1:=20};
bypass_B dist { 0:=80 , 1:=20};
endpackage
```

DO FILE:

DISPLAY:

COVERAGE:

Enabled Coverage	Bins	Hits	Misses	Covona	go.	
Ellabled Coverage	DIIIS	HILS	LIT2262	covera	ge 	
Toggles	118	118	0	100.0	o%	
1088163	110	110	Ŭ	100.0	070	
	==Toggle De	tails====	======	======	======	===
	00					
Toggle Coverage for instance /	ALU/o					
35						
		Node	1H-	>0L	0L->1H	"Coverage"
		A[0-2]		1	1	100.00
	A	reg[2-0]		1	1	100.00
		B[0-2]		1	1	100.00
	В	reg[2-0]			1	100.00
		bypass_A		1 1	1	
	byp	ass_A_reg		1	1	100.00
		bypass_B		1		100.00
	byp	ass_B_reg		1	1	100.00
		cin		1	1	100.00
		cin_reg		1	1	
		<u>clk</u>		1	1	100.00
		direction		1	1	100.00
	dire	ction_reg		1	1	100.00
		invalid		1	1	100.00
		id_opcode		1	1	100.00
		id_red_op		1	1	100.00
		eds[15-0]		1	1	100.00
		code[0-2]		1	1	100.00
	opcode	reg[2-0]		1	1	100.00
		out[5-0]		1	1	100.00
		red_op_A		1	1	100.00
	red	op A reg		1	1	100.00
		red op B		1	1	
	red	op B reg		1	1	
		rst		1	1	
		serial_in al in reg		1 1	1	100.00
	ser1	al_in_reg		1	1	100.00
Fotal Node Count =	50					
rocar node count = Foggled Node Count =	59 50					
Untoggled Node Count =						
Bircoggred Node Count -						
Toggle Coverage = 100	.00% (118 o	f 118 hins	3			
100616 60161 466 100	.00% (118 0	1 110 01113	7			

VERIFICATION PLAN:

1 label	description	stimulus generation	function functionality cheack
2 ALU_1	when the rst is asserted the output dout value must be low	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct
3 ALU_2	verifying randomize and constraint input	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct
4 ALU_3	when the rst is asserted the output dout value must be low	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct
5 ALU_4	verifying randomize and constraint input	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct
6 ALU_5	when the rst is asserted the output dout value must be low	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct