ASSIGNMENT 4 EXTRA

Q1 CODE :

```
Assignment_extra_4 > @ ALU_tb.sv
      module ALU_4_bit_tb;
          reg clk;
          reg reset;
          reg [1:0] Opcode;
          reg signed [3:0] A;
                                     // Input data A in 2's complement
          reg signed [3:0] B;
                                     // Input data B in 2's complement
                                // ALU output in 2's complement
          wire signed [4:0] C;
          logic signed [4:0] expected;
          ALU_4_bit t (.*);
          bind ALU_4_bit ALU_sva sva (clk, reset, Opcode, A, B, C);
          initial begin
               clk = 0;
               forever #1 clk = ~clk;
           initial begin
               repeat (10000) begin
                  Opcode = $random;
                   A = \$random;
                   B = $random;
                   reset = $random;
                  @(negedge clk);
 30
               $stop;
      endmodule
```

```
Assignment_extra_4 > 🌼 ALU_sva.sv
       module ALU_sva (
          input logic clk,
           input logic reset,
           input Logic [1:0] Opcode,
           input logic signed [3:0] A,
           input logic signed [4:0] C
           property add_check;
             @(posedge clk) disable iff (reset)
                 (Opcode == 2'b00) /=> (C == ($past(A) + $past(B)));
           endproperty
                            (add_check) else $error("Addition failed: C != A + R");
          assert property (add_check) e
cover property (add_check);
                                               Chat (CTRL + I) / Share (CTRL + L)
       property sub_check;
          @(posedge clk) disable iff (reset)
              (Opcode == 2'b01) /=> (C == ($past(A) - $past(B)));
       endproperty
                     roperty (sub_check) else $error("Subtraction failed: C != A - B");
           assert property (sub_check)
cover property (sub_check);
           property not_a_check;
                    (Opcode == 2'b10) /=> (C == ~$past(A));
           endproperty
assert property (not_a_check) else $error("Bitwise NOT of A failed");
                   property (not_a_check);
           property reduction_or_check;
                    (Opcode == 2'b11) /=> (C == (/$past(B)));
           endproperty
           assert property (reduction_or_check)
cover property (reduction_or_check);
                           y (reduction_or_check) else $error("Reduction OR of B failed");
           property reset_check;
              @(posedge clk) disable iff (!reset)
                   (reset) /=> (C == 5'b0);
           assert property (reset_check)
cover property (reset_check);
                        erty (reset_check) else $error("Reset failed: C != 0");
       endmodule
```

Assignment_extra_4 > ✓ ALU.do

- 1 vlib work
- vlog ALU.v ALU_sva.sv ALU_tb.sv +cover -covercells
- vsim -voptargs=+acc work.ALU_4_bit_tb -cover
- 4 add wave *
- 5 coverage save ALU_tb.ucdb -onexit
- 6 run -all



Assertion Coverage:	===========	====	======	========
Assertions	5	5	0	100.00%
Name File(L	ine)		ailure ount	Pass Count
/ALU_4_bit_tb/t/sva/assert	reset check			
-	a.sv(47)		0	1
/ALU_4_bit_tb/t/sva/assert_				
ALU_sv /ALU 4 bit tb/t/sva/assert	a.sv(39)		0	1
	a.sv(31)		0	1
/ALU_4_bit_tb/t/sva/assert_	· '			
	a.sv(23)		0	1
/ALU_4_bit_tb/t/sva/assert_				
ALU_sv	a.sv(15)		0	1
Directive Coverage:				
Directives	5	5	0	100.00%
DIRECTIVE COVERAGE:				
Toggle Coverage:				<u></u>

Toggle Coverage: Enabled Coverage	В.	ins	Hits	Misses	Cove	rage	
Toggles		34	34	0	100	.00%	
	=====Tog	gle Det	ails====	:======	=====	=======	===
Toggle Coverage for inst	ance /ALU_4	_bit_tb	o/t/sva				
			Node	1H-	>0L	0L->1H	"Coverage"
			A[0-3]		1	1	100.00
			B[0-3]			1	100.00
			C[0-4]		1	1	100.00
		Орс	ode[0-1]		1	1	100.00
			c1k		1	1	100.00
			reset		1	1	100.00
Total Node Count =	17						
Toggled Node Count =	17						
Untoggled Node Count =	0						
Toggle Coverage =	100.00%	(34 of	34 bins)				