

## Assignment extra 3

Q1

CODE :

```
Assignment3extra > queue_tb.sv
1  module queue_tb ();
2
3      int j;
4      int q[$];
5
6      initial begin
7          j = 1;
8          q = '{0,2,5};
9          $display(" queue = %p , j = %d ",q,j);
10
11         q.insert (1,j);
12         $display(" queue = %p , j = %d ",q,j);
13
14         q.delete (1);
15         $display(" queue = %p , j = %d ",q,j);
16
17         q.push_front (7);
18         $display(" queue = %p , j = %d ",q,j);
19
20         q.push_back (9);
21         $display(" queue = %p , j = %d ",q,j);
22
23         j = q.pop_back();
24         $display(" queue = %p , j = %d ",q,j);
25
26         j = q.pop_front();
27         $display(" queue = %p , j = %d ",q,j);
28
29         q.reverse;
30         $display(" queue = %p , j = %d ",q,j);
31
32         q.sort;
33         $display(" queue = %p , j = %d ",q,j);
34
35         q.rsort;
36         $display(" queue = %p , j = %d ",q,j);
37
38         q.shuffle;
39         $display(" queue = %p , j = %d ",q,j);
40     end
41 endmodule
```

DISPLAY :

```
/SIM 2> run -all
# queue = '{0, 2, 5} , j =          1
# queue = '{0, 1, 2, 5} , j =      1
# queue = '{0, 2, 5} , j =          1
# queue = '{7, 0, 2, 5} , j =          1
# queue = '{7, 0, 2, 5, 9} , j =      1
# queue = '{7, 0, 2, 5} , j =          9
# queue = '{0, 2, 5} , j =          7
# queue = '{5, 2, 0} , j =          7
# queue = '{0, 2, 5} , j =          7
# queue = '{5, 2, 0} , j =          7
# queue = '{2, 0, 5} , j =          7
```

Q2

CODE TB :

Assignment3extra > adder\_tb.sv

```
1  import adder_pkg::*;
2  module adder_tb ();
3  logic signed [4:0] c;      // output
4  logic signed [3:0] a,b;    // input
5  bit clk,rst;              // input
6  logic signed [4:0] c_expected;
7
8  int error_count = 0;
9  int correct_count = 0;
10
11  adder_class my_adder = new;
12
13  adder q1 (.*);
14
15  initial begin
16      clk = 0;
17      forever begin
18          #1 clk = ~clk;
19      end
20  end
21
22  covergroup adder_g @(posedge clk);
23
24      covgrp_a : coverpoint a {
25          bins data_a_0 = {ZERO};
26          bins data_a_max = {MAXPOS};
27          bins data_a_min = {MAXNEG};
28          bins data_a_default = default;
29      }
30
31      covgrp_b : coverpoint b {
32          bins data_b_0 = {ZERO};
33          bins data_b_max = {MAXPOS};
34          bins data_b_min = {MAXNEG};
35          bins data_b_default = default;
36      }
37
38      covrrp_a_t : coverpoint a {
39          bins data_a_0_max = ( ZERO => MAXPOS);
40          bins data_a_max_min = ( MAXPOS => MAXNEG);
41          bins data_a_min_max = ( MAXNEG => MAXPOS);
42      }
43
44      covrrp_b_t : coverpoint a {
45          bins data_b_0_max = ( ZERO => MAXPOS);
46          bins data_b_max_min = ( MAXPOS => MAXNEG);
47          bins data_b_min_max = ( MAXNEG => MAXPOS);
48      }
```

```

52  adder_g my_adder_g ;
53
54  initial begin
55      my_adder_g = new;
56  end
57
58  always @(posedge clk) begin
59      if (!rst)
60          my_adder_g.sample();
61      end
62
63      task assert_rst;
64          rst = 1;
65          @(negedge clk);
66          if (c !== 5'b0) begin
67              $display ("not correct");
68              error_count++;
69              $stop;
70          end
71          else
72              correct_count++;
73          rst = 0;
74      endtask
75
76      task golden_model;
77          if (rst)
78              c_expected = 0;
79          else
80              c_expected = a + b;
81      endtask
82
83      task cheack_result;
84          @(negedge clk);
85          if (c_expected !== c) begin
86              $display("not correct for a=%b b=%b", a, b);
87              error_count++;
88              $stop;
89          end
90          else
91              correct_count++;
92      endtask
93

```

```

94  initial begin
95      //1
96      assert_rst ;
97
98      //2
99      repeat (9000) begin
100          assert (my_adder.randomize());
101          rst = my_adder.rst;
102          a = my_adder.a;
103          b = my_adder.b;
104          golden_model;
105          cheack_result;
106      end
107
108      //3
109      assert_rst;
110
111      $display (" %t : error_count = %d correct_count = %d", $time ,error_count,correct_count);
112      $stop;
113  end
114
115  endmodule
116

```

## CODE PKG :

```

Assignment3extra > adder_pkg.sv
1  package adder_pkg;
2
3  enum { MAXPOS = 7, ZERO = 0, MAXNEG = -8 } pos_neg;
4
5  class adder_class;
6
7  rand logic signed [3:0] a,b;
8  rand bit rst;
9
10 constraint rst_con {
11     rst dist { 1 := 2 , 0:= 98};
12 }
13
14 constraint a_b_con {
15     a dist { MAXPOS,ZERO,MAXNEG :/ 70 };
16 }
17
18 endclass
19
20 endpackage

```


DO FILE :

```
Assignment3extra > adder.do
1 vlib work
2 vlog adder.v adder_tb.sv adder_pkg.sv +cover -covercells
3 vsim -voptargs=+acc work.adder_tb -cover
4 add wave *
5 coverage save adder_tb.ucdb -onexit
6 run -all
```

DISPLAY :

```
Loading work.adder_tb(fast)
Loading work.adder(fast)
18004 : error_count = 0 correct_count = 9002
** Note: $stop : adder_tb.sv(l13)
Time: 18004 ns Iteration: 1 Instance: /adder_tb
Break in Module adder_tb at adder_tb.sv line 113
```

COVERGROUP :



# CODE COVERAGE :

```
Toggle Coverage:
  Enabled Coverage      Bins      Hits      Misses  Coverage
  -----
  Toggles                30        30         0    100.00%

=====Toggle Details=====

Toggle Coverage for instance /adder_tb/q1 --

      Node      1H->0L      0L->1H  "Coverage"
  -----
a[0-3]          1          1    100.00
b[0-3]          1          1    100.00
c[4-0]          1          1    100.00
  clk          1          1    100.00
  rst          1          1    100.00

Total Node Count   =      15
Toggled Node Count =      15
Untoggled Node Count =      0

Toggle Coverage    =    100.00% (30 of 30 bins)
```

```
Statement Coverage:
  Enabled Coverage      Bins      Hits      Misses  Coverage
  -----
  Statements            3        3         0    100.00%
```

```
Branch Coverage:
  Enabled Coverage      Bins      Hits      Misses  Coverage
  -----
  Branches              2        2         0    100.00%
```

Q3

CODE PKG :



Assignment3extra > fsm\_pkg.sv

```
1  package fsm_pkg;
2
3  typedef enum { STORE,IDLE,ZERO,ONE } state_e;
4
5  class fsm_transaction ;
6      rand bit x,rst;
7      bit y_exp ;
8      bit [9:0] users_count_exp;
9      bit clk;
10
11      constraint fsm_reset {
12          rst dist { 0:=99 , 1:=1};
13      }
14      constraint x_reset {
15          x dist { 0:=67 , 1:=33};
16      }
17
18      covergroup FSM_G @(posedge clk);
19
20      label1 : coverpoint x {
21          bins t_x = (0 => 1 => 0);
22      }
23
24      endgroup
25
26      function new();
27          FSM_G = new;
28      endfunction
29  endclass
30
31
32 endpackage
33
```

```
initial begin
    clk = 0;
    forever begin
        #1 clk = ~clk;
        my_fsm1.clk = clk;
    end
end
```

DISPLAY :

```
# Loading work.fsm_tb(fast);
# Loading work.FSM_010(fast)
# error = 0 correct = 18001
# ** Note: $stop : fsm_tb.sv(45)
# Time: 36002 ns Iteration: 1 Instance: /fsm_tb
# Break in Module fsm_tb at fsm_tb.sv line 45
```

COVERGROUP :

Name	Class Type	Coverage	Goal	% of Goal	Status	Included	Merge_i
/fsm_pkg/fsm_tran...		100.00%					
TYPE FSM_G		100.00%	100	100.00...	<div></div>	✓	
CVP FSM_...		100.00%	100	100.00...	<div></div>	✓	
INST V fsm...		100.00%	100	100.00...	<div></div>	✓	
CVP lab...		100.00%	100	100.00...	<div></div>	✓	
bin t...		2704	1	100.00...	<div></div>	✓	

CODE COVERAGE :

Branch Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
Branches	21	21	0	100.00%

Condition Coverage:

Enabled Coverage	Bins	Covered	Misses	Coverage
Conditions	2	2	0	100.00%

FSM Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
FSM States	4	4	0	100.00%
FSM Transitions	7	7	0	100.00%

Statement Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
-----	----	----	----	-----
Statements	17	17	0	100.00%

Toggle Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
-----	----	----	----	-----
Toggles	36	36	0	100.00%

=====Toggle Details=====

Toggle Coverage for instance /fsm\_tb/1 --

Node	1H->0L	0L->1H	"Coverage"
-----	----	----	-----
clk	1	1	100.00
cs[1-0]	1	1	100.00
ns[1-0]	1	1	100.00
rst	1	1	100.00
users_count[9-0]	1	1	100.00
x	1	1	100.00
y	1	1	100.00

Total Node Count = 18

Toggled Node Count = 18

Untoggled Node Count = 0

Toggle Coverage = 100.00% (36 of 36 bins)