# **ASSIGNMENT 4**


Q1

CODE TB:

```
covergroup ALSU_G @(posedge clk);
label_A : coverpoint A {
 bins A_data_0 = {0};
bins A_data_max = {MAXPOS};
bins A_data_min = {MAXNEG};
bins A_data_default = default;}
label_A_red_op : coverpoint A iff (red_op_A) {
bins A_data_walking_ones[] = {1,2,4};}
label_B : coverpoint B {
bins B_data_0 = {0};
bins B_data_max = {MAXPOS};
bins B_data_min = {MAXNEG};
bins B_data_default = default;}
label_B_red_op : coverpoint B iff (red_op_B) {
bins B_data_walking_ones[] = {1,2,4};}
 label_opcode : coverpoint opcode {
 bins bin_shift[] = {SHIFT,ROTATE};
bins bin_arith[] = {ADD,MULT};
bins bin_bitwise[] = {OR,XOR};
//illegal_bins bin_invalid[] = {invalid6, invalid7};
bins opcode_tr = (0 => 1 => 2 => 3 => 4 => 5);}
 label_direction : coverpoint direction;
 label_serialin : coverpoint serial_in;
 cross_add_mult : cross label_A , label_B , label_opcode
                     { bins add_mult_A_B = binsof (label_opcode) intersect {ADD,MULT} && binsof (label_A) intersect {MAXPOS,MAXNEG,ZERO} &&
                                                 binsof (label_B) intersect {MAXPOS,MAXNEG,ZERO}; }
 cross_add_cin : cross label_opcode , label_cin
   { bins add_cin = binsof (label_opcode) intersect {ADD} && binsof (label_cin) intersect {0,1}; }
```

```
cross_shift_dir : cross label_opcode , label_direction
                { bins shift_dir = binsof (label_opcode) intersect {SHIFT,ROTATE} && binsof (label_direction) intersect {0,1}; }
cross_shift_serial : cross label_opcode , label_serialin
                { bins shift_serial = binsof (label_opcode) intersect {SHIFT} &&
                                   binsof (label_serialin) intersect {0,1}; }
binsof (label_A_red_op) intersect {1} &&
binsof (label_A) intersect {1,2} &&
                                binsof (label_B) intersect {0}; }
binsof (Label_A) intersect {0} &&
binsof (Label_B) intersect {1,2}; }
binsof (label_A_red_op) intersect {1} ||
binsof (label_B_red_op) intersect {1}; }
ALSU_G my_alu_g;
  my_alu_g = new;
 always @(posedge clk) begin
if (!rst && !bypass_A && !bypass_B) begin
       my_alu_g.sample();
```

### **DISPLAY**:



### Q2

# CODE:

```
assert.sv
         module assert ();
              property test1;
              (@(posedge clk) a |-> ##2 b);
              endproperty
              assert property (test1); cover property (test1);
              property test2;
              (@(posedge clk) (a&&b) \mid = \rangle ##[1:3] c);
             endproperty
assert property (test2);
cover property (test2);
           sequence s11b;
               ##2 !b;
 18
              property test3;
              (@(posedge clk) ($onehot(Y) == 1));
             endproperty
assert property (test3);
cover property (test3);
             property test4;
              (@(posedge\ clk)\ (d == 4'b0000)\ /=> \#1\ !valid);
              endproperty
             assert property (test4); cover property (test4);
        endmodule
```

#### Q3

# CODE TB:

```
counter_tb.sv
       import counter_pkg ::*;
       module counter_tb (counter_if.TEST count_in);
          //bind counter counter sva sva (.*);
          counter_class counter1 = new;
          always @(*) begin
               counter1.clk = count_in.clk;
          end
 11
          initial begin
               count in.rst n = 0;
              @(negedge count_in.clk);
               count_in.rst_n = 1;
          repeat (9999) begin
               assert (counter1.randomize());
               count_in.rst_n = counter1.reset;
               count_in.load_n = counter1.load_n;
               count in.ce = counter1.ce;
               count_in.data_load = counter1.data_load;
               count_in.up_down = counter1.up_down;
               counter1.count_out = count_in.count_out;
              @(negedge count in.clk);
          $stop;
       endmodule
```

### **CODE PKG:**

```
counter_pkg.sv
      package counter_pkg;
         parameter WIDTH = 4;
      class counter_class ;
          parameter MAX = {WIDTH{1'b1}};
          parameter MIN = {WIDTH{1'b0}};
          rand logic reset;
          rand logic load_n;
          rand logic [WIDTH-1:0] data load;
          rand logic up_down;
          Logic [WIDTH-1:0] count_out;
          constraint counter_cst {
              reset dist {0 := 1, 1:= 99};
              load_n dist {0 := 30, 1:= 70};
              ce dist {0 := 30, 1:= 70};
          covergroup counter_g @(posedge clk);
              label1 : coverpoint data_load iff (!Load_n && reset);
              label2 : coverpoint count_out iff (reset && ce && up_down);
              label3 : coverpoint count_out iff (reset && ce && up_down) {
                bins overflow = (MAX => MIN);
             label4 : coverpoint count_out iff (reset && ce && !up_down);
              label5 : coverpoint count_out iff (reset && ce && !up_down) {
              bins overflow = (MIN => MAX);
          endgroup
          function new();
              counter_g = new();
      endpackage
```


## CODE SVA:


#### **CODE INTERFACE:**


```
counter_interface.sv
      interface counter_if (clk);
          parameter WIDTH = 4;
            input bit clk;
            logic rst_n;
           logic load_n;
           Logic up_down;
           logic ce;
           Logic [WIDTH-1:0] data_load;
           logic [WIDTH-1:0] count_out;
           logic max_count;
 11
           logic zero;
 12
          modport TEST (
               output rst_n, load_n, up_down, ce, data_load,
               input count_out, clk, max_count, zero
          );
          modport DUT (
               input clk, rst_n, load_n, up_down, ce, data_load,
              output count_out, max_count, zero
          );
      endinterface //counter_if
```

```
counter_top.sv

1     module counter_top ();
2     bit clk;
3     always #1 clk = ~clk;
4
5     counter_if count_in (clk);
6     counter dut (count_in);
7     counter_tb tb (count_in);
8     bind counter counter_sva sv (count_in);
9
10
11 endmodule
```







#### **Q4**

- 1- Error resetting analog\_test register o Asserting reset: Expected 16'hABCD and actual 16'hABCC.
- 2- tmp\_sensor0 register is shifted left by 1bit -> bit\_0 stuck at 0 o Many different combinations and the output is shifted by 1\_bit.
- 3- digita config register bit 15 is stuck at 0 o Write 16'hFFFF and observed 16'hFFFE.
- 4- adc0\_reg bit\_15 is stuck at 1 o Write 16'h0000 and observed 16'h8000.
- 5- adc1\_reg is rotated by 1 byte o Write 16'h0001 and observed 16'h0100. o Write 16'h1000 and observed 16'h0001.
- 6- digital\_test register output is mapped to the address of the register amp\_gain o Write 16'h5 to digital\_test address and observed from amp\_gain register.
- 7- amp\_gain register output is mapped to the address of the register digital\_test o Write 16'h5 to amp\_gain address and observed from digital\_test register.
- 8- reset has no effect on tmp\_sensor1 register o Value 16'h3 is stored and then reset is asserted and the value of the register didn't change

### CODE TB:

```
register_tb.sv
      module register_tb ();
            logic reset;
            logic write;
            logic [15:0] data_in;
            logic [2:0] address;
            Logic [15:0] data_out;
            config_reg d (.*);
            typedef string str;
            typedef logic [15:0] reg_val;
            typedef reg_val assoc_t [str];
           assoc_t reset_assoc;
            typedef enum bit[15:0] {adc0_reg ,
                                     adc1_reg ,
                                     temp_sensor0_reg ,
                                     temp_sensor1_reg ,
                                     analog_test ,
                                     digital_test ,
                                     amp_gain ,
                                     digital_config } reg_mame;
              reg_mame reg_addr;
              task automatic init_reset;
                  reg_addr = reg_addr.first;
                  reset_assoc[reg_addr] = 16'hffff;
                  reg_addr = reg_addr.next;
                  reset_assoc[reg_addr] = 16'h0000;
                  reg_addr = reg_addr.next;
                  reset_assoc[reg_addr] = 16'h0000;
                  reg_addr = reg_addr.next;
                  reset_assoc[reg_addr] = 16'h0000;
                  reg_addr = reg_addr.next;
                  reset_assoc[reg_addr] = 16'hABCD;
                  reg_addr = reg_addr.next;
                  reset_assoc[reg_addr] = 16'h0000;
                  reg_addr = reg_addr.next;
```

```
reset_assoc[reg_addr] = 16'h0000;
          reg_addr = reg_addr.next;
          reset_assoc[reg_addr] = 16'h1;
          reg_addr = reg_addr.next;
        task do_reset;
          @(negedge clk);
           reset = 1;
           @(negedge clk);
           reset = 0;
endtask
task cheack_result (input assoc_t data_out_ex);
@(negedge clk)
    if (data_out_ex !== data_out) begin
    $display("Expected: %h, Got: %h", data_out_ex,data_out);
    $display("PASS");
         #1 clk = ~clk;
      init_reset;
      reset = 0;
      write = 0;
      data_in = 0;
      address = 0;
      do_reset;
      reg_addr = reg_addr.first;
```

```
reg_addr = reg_addr.first;
              for (int i = 0 ; i < reg_addr.num ; i++) begin</pre>
                  address = reg_addr;
                  cheack_result (reset_assoc[reg_addr]);
                  reg_addr = reg_addr.next;
              reg_addr = reg_addr.first;
              for (int i = 0 ; i < reg_addr.num ; i++) begin</pre>
                  address = reg_addr;
                  write = 1;
                  data_in = 16'hffff;
                  @(posedge clk);
                  cheack_result (16'hffff);
                  reg_addr = reg_addr.next;
              reg_addr = reg_addr.first;
              for (int i = 0 ; i < reg_addr.num ; i++) begin</pre>
                  address = reg_addr;
                  write = 1;
                  data_in = 16'h0000;
                  @(posedge clk);
                  cheack_result (16'h0000);
                  reg_addr = reg_addr.next;
              reg_addr = reg_addr.first;
              for (int i = 0 ; i < reg_addr.num ; i++) begin
                  address = reg_addr;
                  write = 1;
                  data_in = 16'h1;
                  for (int j ; j<16 ; j++) begin
                      @(posedge clk);
                      cheack_result(data_in);
                      data_in = data_in*2;
                  end
                  reg_addr = reg_addr.next;
               do_reset;
               reg_addr = reg_addr.first;
                for (int i = 0 ; i < reg_addr.num ; i++) begin
                    address = reg_addr;
                    cheack_result (reset_assoc[reg_addr]);
                    reg_addr = reg_addr.next;
138
       endmodule
```