
```
module adder_ts ();
wire signed [4:0] c;
reg signed [3:0] a,b; // input
reg clk,rst; // input
localparam MAXPOS = 7, ZERO = 0, MAXNEG = -8;
int correct_count = 0;
adder q1 (c,a,b,clk,rst);
forever begin
#1 clk = ~clk;
    task assert_rst ();
             $display ("not correct");
             $stop;
            correct_count++;
    task cheack_result ( input signed [4:0] c_expected);
           if (c !== c_expected) begin
              $display("not correct for a=%b b=%b", a, b);
              $stop;
initial begin
     assert_rst;
```

```
initial begin
  a = MAXPOS;
b = ZERO;
   // adder_5
a = MAXPOS;
b = MAXPOS;
    // adder 8
    a = ZERO;
b = MAXPOS;
   a = MAXNEG;
b = MAXNEG;
 a = MAXNEG;
    b = MAXPOS;
    $display (" %t : error_count = %d correct_count = %d",$time ,error_count,correct_count);
```


```
adder.do
vlib work
vlog adder.v adder_ts.sv +cover -covercells
vsim -voptargs=+acc work.adder_ts -cover
add wave *
coverage save adder_ts.ucdb -onexit
run -all
```




Α	В	C	D
label	description	stimulus generation	functionality cheack
ALU_1	When the reset is asserted, the output C value must be low	Directed at the start of the simulation	A checker in the testbench to make sure the output is correc
ALU_2	Verifying opcode to be 2'b00 ,output c be A + B	Directed during the simulation	A checker in the testbench to make sure the output is correct
ALU_3	When the reset is asserted, the output C value must be low	Directed during the simulation	A checker in the testbench to make sure the output is correct
ALU_4	Verifying opcode to be 2'b00 ,output c be A + B	Directed during the simulation	A checker in the testbench to make sure the output is correct
ALU_5	Verifying opcode to be 2'b01 ,output c be A - B	Directed during the simulation	A checker in the testbench to make sure the output is correct
ALU_6	Verifying opcode to be 2'b01 ,output c be A - B	Directed during the simulation	A checker in the testbench to make sure the output is correct
ALU_7	Verifying opcode to be 2'b10 ,output c be ~A	Directed during the simulation	A checker in the testbench to make sure the output is correct
ALU_8	Verifying opcode to be 2'b10, output c be ~A	Directed during the simulation	A checker in the testbench to make sure the output is correct
ALU_9	Verifying opcode to be 2'b11 ,output c be B	Directed during the simulation	A checker in the testbench to make sure the output is correct
ALU_10	Verifying opcode to be 2'b11 ,output c be B	Directed during the simulation	A checker in the testbench to make sure the output is correct
ALU_11	Verifying opcode to be 2'b00 ,output c be A + B	Directed during the simulation	A checker in the testbench to make sure the output is correct
ALU_12	Verifying opcode to be 2'b01 ,output c be A - B	Directed during the simulation	A checker in the testbench to make sure the output is correct
ALU_13	Verifying opcode to be 2'b10 ,output c be ~A	Directed during the simulation	A checker in the testbench to make sure the output is correct

```
ALU_tb.sv
      module ALU_4_bit_tb ;
          reg clk;
reg reset;
reg [1:0] Opcode; // The opcode
         ALU_4_bit t (.*);
         int error_count = 0;
         int correct_count =0;
          task cheack_result ( input signed [4:0] out);
             $display ("error");
             error_count++;
             $display ("correct");
              correct_count++;
          initial begin
             //label1
              reset = 0;
              Opcode = 2'b00;
              A = \$random;
              B = $random;
              cheack_result (A+B);
              reset = 1;
              cheack_result (0);
              reset = 0;
              Opcode = 2'b00;
               A = $random;
              B = \$random;
              cheack_result (A+B);
              Opcode = 2'b01;
               A = $random;
               B = $random;
              cheack_result (A-B);
```

```
Opcode = 2'b01;
             A = \$random;
             B = $random;
             cheack_result (A-B);
             Opcode = 2'b10;
             A = $random;
             Opcode = 2'b10;
             A = $random;
             cheack_result (~A);
             Opcode = 2'b11;
             B = $random;
             cheack_result (/B);
             Opcode = 2'b11;
             B = $random;
             cheack_result (|B);
             Opcode = 2'b00;
             A = 4'b1111;
             B = $random;
             Opcode = 2'b01;
             A = 4'b0000;
             B = $random;
             cheack_result (A-B);
            Opcode = 2'b10;
99
             A = $1111;
             cheack_result (~A);
             $display("error = %d correct = %d", error_count, correct_count);
             $stop;
         end
```





```
-----Toggle Details_------
Toggle Coverage for instance /ALU_4_bit_tb/t --
                                  Node 1H->OL OL->1H "Coverage"
                                 A[0-3]
                                                             100.00
                             Alu_out[4-0]
B[0-3]
C[4-0]
Opcode[0-1]
                                                           100.00
100.00
100.00
100.00
                                                            100.00
                                  reset
                                                            100.00
Total Node Count =
Toggled Node Count =
Untoggled Node Count =
Toggle Coverage = 100.00% (44 of 44 bins)
=== Instance: /ALU_4_bit_tb
=== Design Unit: work.ALU_4_bit_tb
______
Branch Coverage:
                         Enabled Coverage
Branch Coverage for instance /ALU_4_bit_tb NOTE: The modification timestamp for source file 'ALU_tb.sv' has been altered since compilation.
   Line
 File ALU_tb.sv
 -----IF Branch-----
       13 Count coming in to IF
1 ***0*** if (C != out) begin
1 13 else begin
   20
   20
Branch totals: 1 hit of 2 branches = 50.00%
```

q3

▲ A	В	C	D
1 label	description	stimulus generation	functionality cheack
2 ALU_1	When the reset is asserted, the output C value must be low	Directed at the start of the simulation	A checker in the testbench to make sure the output is correct
3 ALU_2	Verifying D = 4 'b1000, output Y be 0, output valid be D	Directed during the simulation	A checker in the testbench to make sure the output is correct
4 ALU_3	When the reset is asserted, the output C value must be low	Directed during the simulation	A checker in the testbench to make sure the output is correct
5 ALU_4	Verifying D = 4'b1100, output Y be 1, output valid be D	Directed during the simulation	A checker in the testbench to make sure the output is correct
6 ALU_5	Verifying D = 4'b0100, output Y be 1, output valid be D	Directed during the simulation	A checker in the testbench to make sure the output is correct
7 ALU_6	Verifying D = 4'b1010, output Y be 2, output valid be D	Directed during the simulation	A checker in the testbench to make sure the output is correct
8 ALU_7	Verifying D = 4'b1110, output Y be 2, output valid be D	Directed during the simulation	A checker in the testbench to make sure the output is correct
9 ALU_8	Verifying D = 4'b1111, output Y be 3, output valid be D	Directed during the simulation	A checker in the testbench to make sure the output is correct
10 ALU_9	Verifying D = 4'b1000, output Y be 0, output valid be D	Directed during the simulation	A checker in the testbench to make sure the output is correct
11 ALU_10	Verifying D = 4'b0111, output Y be 0, output valid be D	Directed during the simulation	A checker in the testbench to make sure the output is correct
12 ALU_11	Verifying D = 4'b0000, output valid be D	Directed during the simulation	A checker in the testbench to make sure the output is correct
13 ALU_12	Verifying D = 4'b0011, output Y be 3, output valid be D	Directed during the simulation	A checker in the testbench to make sure the output is correct

```
priority_enc_tb.sv
     module priority_enc_tb ;
     reg clk;
     reg [3:0] D;
     wire [1:0] Y;
     wire valid;
     priority_enc p (.*);
        int error_count = 0;
        int correct_count =0;
        initial begin
        clk = 0;
        forever #1 clk = ~clk;
        task cheack_result_y ( input [1:0] out);
       @(negedge clk);
       if (out != Y) begin
            $display ("error");
            error_count++;
             $display ("correct");
             correct_count++;
        task cheack_result_valid ( input valid_expected);
       @(negedge clk);
       if (valid_expected != valid) begin
            $display ("error");
            error_count++;
             $display ("correct");
             correct_count++;
        initial begin
         rst = 1;
         cheack_result_y (0);
         rst = 0;
         D = 4'b1000;
         cheack_result_y (0);
         cheack_result_valid (|D);
         rst = 1;
         cheack_result_y (0);
         rst = 0;
```

```
D = 4'b0100;
cheack_result_y (1);
cheack_result_valid (|D);
D = 4'b1010;
cheack_result_y (2);
cheack_result_valid (|D);
D = 4'b1110;
cheack_result_y (2);
cheack_result_valid (|D);
D = 4'b1111;
cheack_result_y (3);
cheack_result_valid (|D);
D = 4'b1000;
cheack_result_y (0);
cheack_result_valid (|D);
D = 4'b0111;
cheack_result_y (3);
cheack_result_valid (|D);
D = 4'b0000;
cheack_result_valid (|D);
D = 4'b0011;
cheack_result_y (3);
cheack_result_valid (|D);
    $display("error = %d correct = %d", error_count, correct_count);
    $stop;
```

```
module priority enc [
     input clk,
     input rst,
     input [3:0] D,
     output reg [1:0] Y,
                                          ////// reg
     output reg valid
     );
     always @(posedge clk) begin
       if (rst)
           Y <= 2'b0;
11
12
        else
          casex (D)
              4'b1000: Y <= 0;
              4'bX100: Y <= 1;
              4'bXX10: Y <= 2;
17
              4'bXXX1: Y <= 3;
          endcase
          valid <= (~/D)? 1'b0: 1'b1;</pre>
     end
     endmodule
21
priority_enc.do
     vlib work
     vlog priority_enc.v priority_enc_tb.sv +cover -covercells
     vsim -voptargs=+acc work.priority enc tb -cover
     add wave *
  5 coverage save priority enc tb.ucdb -onexit
  6 run -all
```



^	D D		U
1 label	description	stimulus generation	functionality cheack
2 ALU_1	When the reset is asserted, the output C value must be low	Directed at the start of the simulation	A checker in the testbench to make sure the output is correct
3 ALU_2	Verifying A = random, B = random, C = random, D = random and cheack output with golden model for 1000 round	Directed during the simulation	A checker in the testbench to make sure the output is correct
4 ALU_3	When the reset is asserted, the output C value must be low	Directed during the simulation	A checker in the testbench to make sure the output is correct