

Assignment 2

Q1

CODE :

```
array.sv
1  module array ();
2      int dyn_arr1 [] ;
3      int dyn_arr2 [] = '{9,1,8,3,4,4} ;
4      int size_arr;
5
6      initial begin
7          dyn_arr1 = new [6];
8          foreach (dyn_arr1 [i])
9              dyn_arr1[i] = i;
10
11          size_arr = $size(dyn_arr1);
12          $display("dyn_arr1 = %p %d , dyn_arr2 = %p", dyn_arr1, size_arr, dyn_arr2);
13
14          dyn_arr1.delete();
15
16          dyn_arr2.reverse();
17          $display("dyn_arr2 = %p", dyn_arr2);
18
19          dyn_arr2.sort();
20          $display("dyn_arr2 = %p", dyn_arr2);
21
22          dyn_arr2.rsort();
23          $display("dyn_arr2 = %p", dyn_arr2);
24
25          dyn_arr2.shuffle();
26          $display("dyn_arr2 = %p", dyn_arr2);
27
28      end
29
30
31  endmodule
```

DISPLAY :

```
VSIM 23> run -all
# dyn_arr1 = '{0, 1, 2, 3, 4, 5}          6 , dyn_arr2 = '{9, 1, 8, 3, 4, 4}
# dyn_arr2 = '{4, 4, 3, 8, 1, 9}
# dyn_arr2 = '{1, 3, 4, 4, 8, 9}
# dyn_arr2 = '{9, 8, 4, 4, 3, 1}
# dyn_arr2 = '{8, 1, 4, 3, 9, 4}
```

Q2

CODE TB :

```
counter_tb.sv
1  import counter_pkg ::*;
2  module counter_tb ();
3
4      parameter WIDTH = 4;
5      logic clk;
6      logic rst_n;
7      logic load_n;
8      logic up_down;
9      logic ce;
10     logic [WIDTH-1:0] data_load;
11     logic [WIDTH-1:0] count_out;
12     logic max_count;
13     logic zero;
14
15     logic [WIDTH-1:0] count_out_ex;
16     int error_counter = 0;
17     int correct_counter = 0;
18
19     counter #(.WIDTH(WIDTH)) g (.*);
20
21     initial begin
22         clk = 0;
23         forever begin
24             #1 clk = ~clk;
25         end
26     end
27
28     task check_result (input [WIDTH-1:0] x);
29
30         @(negedge clk);
31         if (x != count_out) begin
32             $display("%t error", $time);
33             error_counter++;
34         end
35         else
36             correct_counter++;
37     endtask
38
39     task check_reset ;
40
41         rst_n = 0;
42         @(negedge clk);
43         check_result (0);
44         rst_n = 1;
45     endtask
46
47
```

```

47
48     task cheack_max ;
49         @(negedge clk);
50         if (max_count)
51             correct_counter++;
52         else begin
53             $display("%t error",$time);
54             correct_counter++;
55         end
56     endtask
57
58     task cheack_zero ;
59         @(negedge clk);
60         if (zero)
61             correct_counter++;
62         else begin
63             $display("%t error",$time);
64             correct_counter++;
65         end
66     endtask
67
68     initial begin
69         ///label1/////
70         cheack_reset;
71         /////label2/////
72         load_n = 0;
73         data_load = 4'b0001;
74         cheack_result (data_load);
75         load_n = 1;
76         ///label3/////
77         cheack_reset;
78         /////label4/////
79         ce = 1;
80         up_down = 0;
81         cheack_result (count_out-1);
82         up_down = 1;
83         cheack_result(count_out +1);
84         /////label5/////
85         ce = 0;
86         load_n = 0;
87         data_load = 4'b0000;
88         cheack_result (data_load);
89         cheack_zero ;
90         load_n = 1;

```

```

92     ce = 1;
93     load_n = 0;
94     data_load = 4'b0000;
95     cheack_result (data_load);
96     cheack_zero ;
97     load_n = 1;
98     //////////Label7////////
99     up_down = 0;
100    cheack_result (count_out-1);
101    up_down = 1;
102    cheack_result(count_out +1);
103    //////////Label8/////
104    load_n = 0;
105    data_load = 4'b0100;
106    cheack_result (data_load);
107    load_n = 1;
108    //////////Label9////////
109    up_down = 0;
110    cheack_result (count_out-1);
111    up_down = 1;
112    cheack_result(count_out +1);
113    //////////Label10////
114    load_n = 0;
115    data_load = 4'b1111;
116    cheack_result (data_load);
117    cheack_max ;
118    load_n = 1;
119    //////////Label11////
120    load_n = 0;
121    data_load = 4'b0010;
122    cheack_result (data_load);
123    load_n = 1;
124    //////////Label12////
125    load_n = 0;
126    data_load = 4'b1100;
127    cheack_result (data_load);
128    load_n = 1;
129    ///Label13/////
130    cheack_reset;
131
132
133    $display("error_counter = %d  correct_counter = %d",error_counter,correct_counter);
134    $stop;
135 end

```

```

136 counter_class counter1;
137 initial begin
138     counter1 = new;
139     for (int i = 0 ; i<100 ; i++) begin
140         assert (counter1.randomize());
141         rst_n = counter1.reset;
142         load_n = counter1.load_n;
143         ce = counter1.ce;
144         data_load = counter1.data;
145         up_down = counter1.up_down;
146         golden_model ;
147         check_out ;
148     end
149 end
150 $display ("error_counter = %d correct_counter = %d",error_counter,correct_counter);
151 $stop;
152 end
153 initial begin
154     $monitor ("clk=%b rst=%b load=%b up_down=%b data=%d count=%d count_ex=%d",clk,rst_n,load_n,up_down,data_load,count_out,count_out_ex);
155 end
156 task golden_model ;
157     if (!rst_n)
158         count_out_ex <= 0;
159     else if (!load_n)
160         count_out_ex <= data_load;
161     else if (ce)
162         if (up_down)
163             count_out_ex <= count_out_ex + 1;
164         else
165             count_out_ex <= count_out_ex - 1;
166     endtask
167 task check_out ;
168     @(negedge clk);
169     if (count_out_ex != count_out) begin
170         $display ("%t error", $time);
171         error_counter++;
172     end
173     else
174         correct_counter++;
175 endtask
176 endmodule

```

CODE PKG :

```
counter_pkg.sv
1  package counter_pkg;
2
3      class counter_class ;
4          rand logic reset;
5          rand logic load_n;
6          rand logic ce;
7          rand logic [3:0] data;
8          rand logic up_down;
9
10         constraint counter_cst {
11             reset dist {0 := 1, 1:= 99};
12             load_n dist {0 := 30, 1:= 70};
13             ce dist {0 := 30, 1:= 70};
14
15         };
16     endclass
17
18 endpackage
```

DO FILE :

```
counter.do
1  vlib work
2  vlog counter.v counter_tb.sv counter_pkg.sv +cover -covercells
3  vsim -voptargs=+acc work.counter_tb -cover
4  add wave *
5  coverage save counter_tb.ucdb -onexit
6  run -all
```

DISPLAY :

```
# error_counter =          0  correct_counter =          119
# ** Note: $stop      : counter_tb.sv(149)
#   Time: 244 ns  Iteration: 1  Instance: /counter_tb
# Break in Module counter_tb at counter_tb.sv line 149
```

COVERAGE :

```
Toggle Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----
  Toggles                30      30       0   100.00%

=====Toggle Details=====

Toggle Coverage for instance /counter_tb/g --

      Node      1H->0L    0L->1H  "Coverage"
      -----
          ce          1         1    100.00
         clk          1         1    100.00
count_out[3-0]        1         1    100.00
data_load[0-3]        1         1    100.00
        load_n        1         1    100.00
       max_count      1         1    100.00
        rst_n        1         1    100.00
       up_down      1         1    100.00
         zero        1         1    100.00

Total Node Count   =      15
Toggled Node Count =      15
Untoggled Node Count =      0

Toggle Coverage    =    100.00% (30 of 30 bins)
```

```
Condition Coverage:
  Enabled Coverage      Bins  Covered  Misses  Coverage
  -----
  Conditions             2      2        0   100.00%

=====Condition Details=====
```

```
Branch Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----
  Branches              10      10       0   100.00%

=====Branch Details=====
```

```
Statement Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----
  Statements             7      7        0   100.00%
```

VERIFICATION PLAN :

label	description	stimulus generation	function functionality cheack
counter_1	when the rst is asserted the output dout value must be low	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct
counter_2	verifying load_n desserted	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct
counter_3	when the rst is asserted the output dout value must be low	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct
counter_4	verifying ce desserted and up_down equal 0	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct
counter_5	verifying ce desserted and load_en active	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct
counter_6	verifying ce asserted and load_en active	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct
counter_14	verifying randomize and constraint input		

Q3

CODE TB :

```
ALU.sv
1  import ALU_pkg ::*;
2  module ALU ();
3      parameter INPUT_PRIORITY = "A";
4      parameter FULL_ADDER = "ON";
5      logic clk, cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
6      logic [2:0] opcode;
7      logic signed [2:0] A, B;
8      logic [15:0] leds;
9      bit [15:0] leds_ex;
10     logic [5:0] out;
11     bit [5:0] out_ex;
12
13     int error_counter = 0;
14     int correct_counter = 0;
15
16     ALSU o (A,B,cin,serial_in,red_op_A,red_op_B,opcode,bypass_A,bypass_B,clk,rst,direction,leds,out);
17     ALSU O2 (A,B,cin,serial_in,red_op_A,red_op_B,opcode,bypass_A,bypass_B,clk,rst,direction,leds_ex,out_ex);
18
19     initial begin
20         clk = 0;
21         forever begin
22             #1 clk = ~clk;
23         end
24     end
25
26     ALU_class my_alu;
27     initial begin
28
29         //1
30         check_reset;
31
32         //2
33         my_alu = new;
34         repeat (90000) begin
35             assert (my_alu.randomize());
36             rst = my_alu.rst;
37             red_op_A = my_alu.red_op_A;
38             red_op_B = my_alu.red_op_B;
39             bypass_A = my_alu.bypass_A;
40             bypass_B = my_alu.bypass_B;
41             direction = my_alu.direction;
42             cin = my_alu.cin;
43             serial_in = my_alu.serial;
44             A = my_alu.A;
45             B = my_alu.B;
46             opcode = my_alu.my_opcode;
47             check_result;
48         end

```



```

50 //3
51 cheack_reset;
52
53 //4
54 repeat (90000) begin
55     assert (my_alu.randomize());
56     cheack_result ;
57 end
58
59 //5
60 cheack_reset;
61
62 $display("error_counter = %d  correct_counter = %d",error_counter,correct_counter);
63 $stop;
64 end
65
66 task cheack_result ;
67     @(negedge clk);
68     if ((out_ex != out) || (leds_ex != leds)) begin
69         $display("%t error",$time);
70         error_counter++;
71     end
72     else
73         correct_counter++;
74 endtask
75
76
77 task cheack_reset ;
78     rst = 0;
79     @(negedge clk);
80     cheack_result ;
81     rst = 1;
82 endtask
83
84 endmodule

```

CODE PKG :

```
ALU_pkg.sv
1  package ALU_pkg;
2
3  typedef enum { opcode0,opcode1,opcode2,opcode3,opcode4,opcode5,invalid6,invalid7 } opcode_e;
4
5  localparam MAXPOS = 3, ZERO = 0, MAXNEG = -4;
6
7  class ALU_class ;
8      rand logic rst;
9      rand logic signed [2:0] A,B;
10     rand logic red_op_A,red_op_B;
11     rand opcode_e my_opcode;
12     rand logic bypass_A, bypass_B;
13     rand logic direction,cin;
14     rand logic serial;
15
16     constraint ALU_cns {
17         //Label1
18         rst dist { 0:=99 , 1:=1};
19         //Label2
20         (my_opcode == opcode2 || my_opcode == opcode3) -> A dist { MAXNEG,MAXPOS,ZERO :/ 60};
21         (my_opcode == opcode2 || my_opcode == opcode3) -> B dist { MAXNEG,MAXPOS,ZERO :/ 60};
22         //Label3
23         (my_opcode == opcode0 || my_opcode == opcode1 && red_op_A ==1) -> A dist { 1,2,4 :/ 80};
24         (my_opcode == opcode0 || my_opcode == opcode1 && red_op_A ==1) -> B dist { 0 := 100};
25         //Label4
26         (my_opcode == opcode0 || my_opcode == opcode1 && red_op_B ==1) -> B dist { 1,2,4 :/ 80};
27         (my_opcode == opcode0 || my_opcode == opcode1 && red_op_B ==1) -> A dist { 0 := 100};
28         //Label5
29         my_opcode dist { [invalid6:invalid7] := 20,[opcode0:opcode5] := 80};
30         //Label6
31         bypass_A dist { 0:=80 , 1:=20};
32         bypass_B dist { 0:=80 , 1:=20};
33     }
34
35 endclass
36
37 endpackage
```

DO FILE :

```
ALU.do
1  vlib work
2  vlog ALSU.v ALU.sv ALU_pkg.sv +cover -covercells
3  vsim -voptargs=+acc work.ALU -cover
4  add wave *
5  coverage save ALU.ucdb -onexit
6  run -all
```

DISPLAY :

```
# Loading work.ALSU(fast)
# error_counter =          0  correct_counter =      180003
# ** Note: $stop      : ALU.sv(63)
#   Time: 360012 ns  Iteration: 1  Instance: /ALU
```

COVERAGE :

```
-----
Enabled Coverage      Bins      Hits      Misses  Coverage
-----
Toggles              118       118         0   100.00%

=====Toggle Details=====

Toggle Coverage for instance /ALU/o --

Node      1H->0L      0L->1H      "Coverage"
-----
A[0-2]          1          1      100.00
A_reg[2-0]      1          1      100.00
B[0-2]          1          1      100.00
B_reg[2-0]      1          1      100.00
bypass_A        1          1      100.00
bypass_A_reg    1          1      100.00
bypass_B        1          1      100.00
bypass_B_reg    1          1      100.00
cin             1          1      100.00
cin_reg         1          1      100.00
clk             1          1      100.00
direction       1          1      100.00
direction_reg   1          1      100.00
invalid         1          1      100.00
invalid_opcode  1          1      100.00
invalid_red_op  1          1      100.00
leds[15-0]      1          1      100.00
opcode[0-2]     1          1      100.00
opcode_reg[2-0] 1          1      100.00
out[5-0]        1          1      100.00
red_op_A        1          1      100.00
red_op_A_reg    1          1      100.00
red_op_B        1          1      100.00
red_op_B_reg    1          1      100.00
rst             1          1      100.00
serial_in       1          1      100.00
serial_in_reg   1          1      100.00

Total Node Count   =      59
Toggled Node Count =      59
Untoggled Node Count =      0

Toggle Coverage    =    100.00% (118 of 118 bins)
```

VERIFICATION PLAN :

1	label	description	stimulus generation	function functionality check
2	ALU_1	when the rst is asserted the output dout value must be low	directed at the start of the simulation	checker in the testbench to make sure the output is correct
3	ALU_2	verifying randomize and constraint input	directed at the start of the simulation	checker in the testbench to make sure the output is correct
4	ALU_3	when the rst is asserted the output dout value must be low	directed at the start of the simulation	checker in the testbench to make sure the output is correct
5	ALU_4	verifying randomize and constraint input	directed at the start of the simulation	checker in the testbench to make sure the output is correct
6	ALU_5	when the rst is asserted the output dout value must be low	directed at the start of the simulation	checker in the testbench to make sure the output is correct