Assignment 3

Q1 CODE TB:

```
alu_tb.sv
      import testing_pkg ::*;
      module alu_tb ();
         byte operand1, operand2, out;
         bit clk, rst;
         opcode_e opcode;
         byte out_ex;
          alu_seq o (.*);
          int error_count = 0;
          int correct_count =0;
             clk = 0;
                 #1 clk = ~clk;
                 test1.clk = clk;
          initial begin
             cheack_reset;
              repeat (50000) begin
                 assert(test1.randomize);
                 opcode = test1.opcode;
                 operand1 = test1.operand1;
                 operand2 = test1.operand2;
                 @(negedge clk);
                 cheack_result;
             cheack_reset;
              $display("error = %d correct = %d", error_count, correct_count);
              $stop;
```

```
task cheack_result;
    golden model ;
    if (rst !== 1) begin
    @(negedge clk);
    if (out ex !== out)
       error count++;
    else
        correct count++;
    else begin
    cheack result rst;
    endtask
    task golden model;
    if (rst)
        out_ex <= 0;
    else
        case (opcode)
            ADD: out_ex <= operand1 + operand2;
            SUB: out_ex <= operand1 - operand2;
            MULT:out ex <= operand1 * operand2;
            DIV: out_ex <= operand1 / operand2;
            default: out_ex <= 0;</pre>
        endcase
    endtask
   task cheack reset;
        rst = 1;
        cheack_result_rst;
        rst = 0;
    endtask
    task cheack_result_rst ;
       @(negedge clk);
       if (out !== 0)
       error_count++;
    else
        correct_count++;
    endtask
endmodule
```

CODE PKG:

```
package testing_pkg;
  typedef enum {ADD,SUB,MULT,DIV,OR} opcode_e;
    class transaction;
       rand byte operand1;
       rand byte operand2;
       bit clk;
      covergroup covcode @(posedge clk);
               opcode_label : coverpoint opcode {
                   bins add_sub = {ADD,SUB};
                   bins add_sub = (ADD => SUB);
illegal_bins div = {DIV};
               oprand_label : coverpoint operand1 {
                   bins maxneg = {-128};
                   bins zero = {0};
bins maxpos = {127};
                   bins opbin = default;
                 a : cross opcode_label , oprand_label
                 { bins add_sub_max = binsof(opcode_label.add_sub) && binsof(oprand_label.maxneg);
bins add_sub_neg = binsof(opcode_label.add_sub) && binsof(oprand_label.maxpos);
                   option.weight=5;
                function new();
```


DO FILE:

```
alu.do
vlib work
vlog alu.sv alu_pkg.sv alu_tb.sv +cover -covercells
vsim -voptargs=+acc work.alu_tb -cover
add wave *
coverage save alu_tb.ucdb -onexit
run -all
```

DISPLAY:

```
Time: 199961 ns Iteration: 0 Region: /testing_pkg::transa
error = 0 correct = 50002
** Note: $stop : alu_tb.sv(40)
Time: 200004 ns Iteration: 1 Instance: /alu_tb
Break in Module alu_tb at alu_tb.sv line 40
```

COVERGROUP:



COVERAGR:

Branch Coverage: Enabled Coverage Bins Hits Misses Coverage	=======
Branches 7 7 0 100.00%	

Statement Coverage:				
Enabled Coverage	Bins	Hits	Misses	Coverage
Statements	7	7	0	100.00%

Toggle Coverage:				
Enabled Coverage	Bins	Hits	Misses	Coverage
Toggles	57	57	0	100.00%

Q2

Verification plan:

1 label	description	stimulus generation	functionality cheack	functional coverage
2 counter_1	when the rst is asserted the output dout value must be low	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct	
3 counter_2	when load asserted the data store in data_load	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct	
4 counter_3	when the rst is asserted the output dout value must be low	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct	
5 counter_4	when ce is enable you can up or down the data	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct	
6 counter_5	verifying randomize and constraint input	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct	cover all value for input and output

CODE TB:

```
counter_tb.sv
      import counter_pkg::*;
      module counter_tb ();
          parameter WIDTH = 4;
          logic clk;
          logic rst n;
          logic load n;
          logic up_down;
          logic ce;
          Logic [WIDTH-1:0] data_load;
 11
          logic [WIDTH-1:0] count_out;
 12
          logic max count;
 13
          logic zero;
          Logic [WIDTH-1:0] count out ex;
          int error counter = 0;
          int correct_counter = 0;
          counter #(.WIDTH(WIDTH)) g (.*);
 21
          counter class counter1 = new;
          initial begin
              clk = 0;
 25
               forever begin
                   #1 clk = ~clk;
                  counter1.clk = clk;
 27
          end
         task cheack result (input [WIDTH-1:0] x);
            @(negedge clk);
            if (x != count out) begin
               $display("%t error",$time);
               error_counter++;
             else
              correct_counter++;
         endtask
         task cheack_reset ;
               rst_n = 0;
              @(negedge clk);
              cheack_result (0);
              rst_n = 1;
```

```
task cheack max ;
   @(negedge clk);
   if (max_count)
      correct_counter++;
  else begin
      $display("%t error",$time);
     correct counter++;
endtask
task cheack zero ;
   @(negedge clk);
   if (zero)
      correct_counter++;
  else begin
      $display("%t error",$time);
     correct_counter++;
endtask
initial begin
///label1////
cheack reset;
/////label2////
Load n = 0;
data load = 4'b0001;
cheack_result (data_load);
 load n = 1;
///label3////
cheack_reset;
//////label4/////
ce = 1;
up \ down = 0;
cheack result (count out-1);
up \ down = 1;
cheack_result(count_out +1);
ce = 0;
 Load n = 0;
data\_load = 4'b0000;
cheack_result (data_load);
cheack_zero ;
 load_n = 1;
```

```
/////label6////
          ce = 1;
          Load n = 0;
          data Load = 4'b0000;
          cheack_result (data_load);
          cheack zero ;
          load n = 1;
          //////label7/////
          up \ down = 0;
          cheack result (count out-1);
          up \ down = 1;
          cheack result(count out +1);
          /////label8////
          Load n = 0;
          data\ load = 4'b0100;
          cheack_result (data_load);
110
          load n = 1;
          //////label9/////
111
112
          up \ down = 0;
113
          cheack result (count out-1);
114
          up \ down = 1;
115
          cheack_result(count_out +1);
116
          /////label10////
117
          Load n = 0;
118
          data Load = 4'b1111;
119
          cheack_result (data_load);
120
          cheack_max ;
121
           load n = 1;
122
          /////label11////
123
           Load n = 0;
          data_load = 4'b0010;
124
125
          cheack result (data load);
126
          load_n = 1;
127
          /////label12////
          Load n = 0;
128
129
          data\_load = 4'b1100;
130
          cheack_result (data_load);
131
          Load n = 1;
132
          ///label13/////
133
          cheack reset;
135
          /// 14
136
```

```
repeat (9000) begin
        rst_n = counter1.reset;
        load_n = counter1.load_n;
       ce = counter1.ce;
       data_load = counter1.data_load;
       up_down = counter1.up_down;
        counter1.count_out = count_out;
        golden_model ;
        cheack_out ;
    $display("error_counter = %d correct_counter = %d",error_counter,correct_counter);
   $stop;
   task golden_model ;
  if (!rst_n)
       count_out_ex <= 0;</pre>
    else if (!load_n)
       count_out_ex <= data_load;</pre>
       if (up_down)
           count_out_ex <= count_out_ex + 1;</pre>
            count_out_ex <= count_out_ex - 1;</pre>
  task cheack_out ;
      if (count_out_ex != count_out) begin
         $display("%t error",$time);
         error_counter++;
correct_counter++;
endmodule
```

CODE PKG:


```
👺 counter_pkg.sv
      package counter_pkg;
        class counter_class;
          parameter WIDTH = 4;
          parameter MAX = {WIDTH{1'b1}};
          parameter MIN = {WIDTH{1'b0}};
          rand logic reset;
          rand logic load_n;
          rand logic [WIDTH-1:0] data load;
          rand logic up_down;
13
          bit clk;
          Logic [WIDTH-1:0] count_out;
          constraint counter_cst {
              reset dist {0 := 1, 1:= 99};
              Load_n dist {0 := 30, 1:= 70};
              ce dist {0 := 30, 1:= 70};
          covergroup counter_g @(posedge clk);
              label1 : coverpoint data_load iff (!load_n && reset);
              label2 : coverpoint count_out iff (reset && ce && up_down);
              label3 : coverpoint count_out iff (reset && ce && up_down) {
               bins overflow = (MAX => MIN);
              label4 : coverpoint count_out iff (reset && ce && !up_down);
              label5 : coverpoint count_out iff (reset && ce && !up_down) {
               bins overflow = (MIN => MAX);
          function new();
              counter_g = new();
      endpackage
```

DO FILE:

```
counter.do
1  vlib work
2  vlog counter.v counter_tb.sv counter_pkg.sv +cover -covercells
3  vsim -voptargs=+acc work.counter_tb -cover
4  add wave *
5  coverage save counter_tb.ucdb -onexit
6  run -all
Chat (CTRL + I) / Edit (CTRL + L)
```

DISPLAY:

COVERGROUP:



CODE COVERAGE:

```
Branch Coverage:
    Enabled Coverage
                                   Bins
                                             Hits
                                                      Misses Coverage
    Branches
                                     10
                                                10
                                                               100.00%
                                                           0
Condition Coverage:
    Enabled Coverage
                                  Bins
                                          Covered
                                                     Misses Coverage
    Conditions
                                      2
                                                              100.00%
                                                2
                                                          0
```

Statement Coverage: Enabled Coverage	Bins	Hits	Missas	Coverage
Ellabled Coverage	PTII2	птсэ	1,172262	cover age
Statements	7	7	0	100.00%

Toggle Coverage: Enabled Coverage	Bins	Hits	Misses	Coverage
Toggles	30	30	0	100.00%

Q3

Verification plan:

label	description	stimulus generation	functionality cheack	functional coverage
ALSU_1	when the rst is asserted the output dout value must be low	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct	
ALSU_2	turn off constraint8 and randomize the input and cheack output	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct	cover all value for input and output
ALSU_3	when the rst is asserted the output dout value must be low	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct	
ALSU_4	turn on constraint8 and turn off all constraint randomize the input and cheack output	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct	cover all value for input and output
ALSU_5	when the rst is asserted the output dout value must be low	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct	cover all value for input and output
ALSU_6	make opcode equal zero and increment	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct	cover bins transition
ALSU_7	make opcode equal valid array and randomize with in line constraint	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct	

CODE DESIGN:

```
VALSUM

module ALSU(A, B, cin, serial_in, red.op_A, red.op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);

parameter IDFU_PRIORITY "A";

parameter IDFU_PRIORITY "A"
```

```
always @(posedge clk or posedge rst) begin
     leds <= 0;
     if (invalid)
       leds <= ~leds;
        leds <= 0;
always @(posedge clk or posedge rst) begin
   if (bypass_A_reg && bypass_B_reg)
   out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;
else if (bypass_A_reg)</pre>
     out <= A_reg;
   else if (bypass_B_reg)
      out <= B_reg;
    else if (invalid)
    else begin
case (opcode)
           if (red_op_A_reg && red_op_B_reg)
              out <= (INPUT_PRIORITY == "A")? /A_reg: /B_reg;
            else if (red_op_A_reg)
              out <= /A_reg;
            else if (red_op_B_reg)
              out <= /B_reg;
              out <= A_reg / B_reg;
          3'h1: begin
           if (red_op_A_reg && red_op_B_reg)
              out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg;</pre>
            else if (red_op_A_reg)
out <= ^A_reg;</pre>
             else if (red_op_B_reg)
              out <= ^B_reg;
              out <= A_reg ^ B_reg;
```

```
out <= A_reg ^ B_reg;
end
3'h2: begin
                           if (FULL_ADDER == "ON")
                             out <= A_reg+B_reg+cin_reg;</pre>
                           else if (FULL_ADDER == "OFF")
                              out <= A_reg+B_reg;</pre>
          3'h3: out <= A_reg * B_reg;</pre>
          3'h4: begin
           if (direction_reg)
              out <= {out[4:0], serial_in_reg};</pre>
             out <= {serial_in_reg, out[5:1]};</pre>
           3'h5: begin
            if (direction_reg)
             out <= {out[4:0], out[5]};
              out <= {out[0], out[5:1]};
   end
endmodule
```

GOLDEN MODEL:

```
V ALSU_golden_model.v
      module ALSU_golden_model #( parameter INPUT_PRIORITY = "A",
                      parameter FULL_ADDER = "ON")
                     ( output reg [5:0] out, output reg [15:0] leds,
                       input [2:0] A,B,opcode,
                       input clk,rst,cin,serial_in,red_op_A,red_op_B,bypass_A,bypass_B,direction);
     reg red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
      reg signed cin_reg;
      reg [2:0] opcode_reg;
      reg signed [2:0] A_reg, B_reg;
      wire invalid_red_op, invalid_opcode, invalid;
     assign invalid_red_op = (red_op_A_reg / red_op_B_reg) & (opcode_reg[1] / opcode_reg[2]);
assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
      assign invalid = invalid_red_op / invalid_opcode;
      always @(posedge clk or posedge rst) begin
           cin_reg <= 0;
            red_op_B_reg <= 0;
            red_op_A_reg <= 0;
           bypass_B_reg <= 0;</pre>
           bypass_A_reg <= 0;
           direction_reg <= 0;
            serial_in_reg <= 0;
           opcode_reg <= 0;
           A_reg <= 0;
            B_reg <= 0;
            cin_reg <= cin;
           red_op_B_reg <= red_op_B;
           red_op_A_reg <= red_op_A;
           bypass_B_reg <= bypass_B;</pre>
           bypass_A_reg <= bypass_A;
           direction_reg <= direction;</pre>
            serial_in_reg <= serial_in;
            opcode_reg <= opcode;
            A_reg <= A;
           B_reg <= B;
```

```
always @(posedge clk or posedge rst) begin
     leds <= 0;
     if (invalid)
       leds <= ~leds;
       leds <= 0;
   always @(posedge clk , posedge rst) begin
           out <= 0;
   if (bypass_A_reg && bypass_B_reg)
     out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;</pre>
   else if (bypass_A_reg)
     out <= A_reg;
   else if (bypass_B_reg)
     out <= B_reg;
   else if (invalid)
       out <= 0;
       else begin
         case (opcode)
                3'b000 : begin
                if (INPUT_PRIORITY == "A") begin
                         if (red_op_A_reg)
                            out <= /A_reg;
                            out <= A_reg/B_reg;</pre>
                end
                else if (INPUT_PRIORITY == "B") begin
                         if (red_op_B_reg)
                           out <= /B_reg;
                            out <= A_reg/B_reg;</pre>
                end
```

```
3'b001 : begin
             if (red_op_A_reg && red_op_B_reg)
              out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg;
            else if (red_op_A_reg)
              out <= ^A_reg;
            else if (red_op_B_reg)
              out <= ^B_reg;
               out <= A_reg ^ B_reg;</pre>
               3'b010 : begin
                           if (FULL_ADDER == "ON")
                           out <= A_reg + B_reg + cin_reg;
else if (FULL_ADDER == "OFF")</pre>
                              out <= A_reg + B_reg;</pre>
                 3'b011 : out <= A_reg * B_reg;
                 3'b100 : begin
                           if (direction_reg)
                             out <= {out[4:0],serial_in_reg};</pre>
                           out <= {serial_in_reg,out[5:1]};</pre>
            3'b101 : begin
                           if (direction_reg)
                            out <= {out[4:0],out[5]};
                           out <= {out[0],out[5:1]};
endmodule
```

CODE TB:

```
ALSU_G my_alu_g;
  my_alu_g = new;
 always @(posedge clk) begin
       if (!rst && !bypass_A && !bypass_B) begin
       my_alu_g.sample();
    #1 clk = ~clk;
cheack_reset;
MY_ALU.OP_cns.constraint_mode(0);
repeat (90000) begin
   assert (MY_ALU.randomize());
    rst = MY_ALU.rst;
    red_op_A = MY_ALU.red_op_A;
    red_op_B = MY_ALU.red_op_B;
    bypass_A = MY_ALU.bypass_A;
bypass_B = MY_ALU.bypass_B;
    direction = MY_ALU.direction;
    cin = MY_ALU.cin;
    serial_in = MY_ALU.serial;
    A = MY_ALU.A;
    B = MY\_ALU.B;
    opcode = MY_ALU.my_opcode;
    cheack_result;
cheack_reset;
```

```
134
         task cheack_result ;
135
            @(negedge clk);
            if ((out_ex != out) || (leds_ex != leds)) begin
136
               $display("%t error",$time);
137
138
               error_counter++;
139
            else
            correct_counter++;
         endtask
         task cheack_reset ;
              rst = 0;
              @(negedge clk);
              cheack_result ;
              rst = 1;
150
       endtask
152
153
      endmodule
154
156
```

CODE PKG:

```
package ALSU_pkg;
   typedef enum bit [2:0] { OR,XOR,ADD,MULT,SHIFT,ROTATE,invalid6,invalid7 } opcode_e;
localparam MAXPOS = 3, ZERO = 0, MAXNEG = -4;
    rand logic red_op_A,red_op_B;
    rand opcode_e my_opcode;
    rand logic bypass_A, bypass_B;
    rand logic serial;
     constraint ALU cns {
          (my_opcode == ADD || my_opcode == MULT) -> A dist { MAXNEG,MAXPOS,ZERO :/ 60};
(my_opcode == ADD || my_opcode == MULT) -> B dist { MAXNEG,MAXPOS,ZERO :/ 60};
          (my_opcode == OR || my_opcode == XOR && red_op_A ==1) -> A dist { 1,2,4 :/ 80};
          (my_opcode == OR // my_opcode == XOR && red_op_A ==1) -> B dist { 0 := 100};
          (my_opcode == OR || my_opcode == XOR && red_op_B ==1) -> B dist { 1,2,4 :/ 80};
(my_opcode == OR || my_opcode == XOR && red_op_B ==1) -> A dist { 0 := 100};
         my_opcode dist { [invalid6:invalid7] := 20,[OR:ROTATE] := 80};
         bypass_A dist { 0:=80 , 1:=20};
         bypass_B dist { 0:=80 , 1:=20};
         foreach (op[i])
           op[i] inside {OR,XOR,ADD,MULT,SHIFT,ROTATE};}
```


DO FILE:

```
ALSU.do
1 vlib work
2 vlog ALSU.v ALSU_golden_model.v ALSU_tb.sv ALSU_pkg.sv +cover -covercells
3 vsim -voptargs=+acc ALSU_tb -cover
4 add wave *
5 coverage save ALSU_tb.ucdb -onexit
6 run -all
```

DISPLAY:

```
Time: 179985 ns Iteration: 0 Region: /ALSU_tb/ALSU_G
error_counter = 0 correct_counter = 990603
*** Note: $stop : ALSU_tb.sv(131)
Time: 1981224 ns Iteration: 1 Instance: /ALSU_tb
Break in Module ALSU_tb at ALSU_tb.sv line 131
```

COVERGROUP:



CODE COVERAGE:

Toggle Coverage:					
	Bins Hits	Misses	Cover	age	
Toggles	118 118	0	100.	.00%	
	=====Toggle Details=====				
<u></u>	=======Toggie Decalis				===
Toggle Coverage for insta	nce /ALSU tb/o1				
	The first of the f				
	Node	1H-	>0L	0L->1H	"Coverage"
	A[0-2]		1	1	100.00
	A_reg[2-0]				100.00
	B[0-2]		1	1	100.00
	B_reg[2-0]		1	1	100.00
	bypass A		1	1	100.00
bypass A reg			1	1	100.00
bypass B			1	1	100.00
bypass B reg			1	1	100.00
	cin		1	1	100.00
cin_reg			1	1	100.00
	clk		1	1	100.00
	direction		1	1	100.00
	direction reg		1	1	100.00
	invalid		1	1	100.00
	invalid_opcode		1	1	100.00
	invalid red op		1	1	100.00
	leds[15-0]		1	1	100.00
	opcode[0-2]		1	1	100.00
	opcode_reg[2-0]		1	1	100.00
	out[5-0]		1	1	100.00
	red op A		1	1	100.00
	red op A reg		1	1	100.00
	red op B		1	1	100.00
	red op B reg		1	1	100.00
	rst		1	1	100.00
	serial in		1	1	100.00
	serial in reg		1	1	100.00

Q4

Verification plan:

label	description	stimulus generation	functionality cheack
ram_1	call task stimulus gen and make write asserted	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct
ram_2	make write disasserted and read asserted and call task golden model and cheack out	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct
ram_3	call queue array and display data out	directed at the start of the simulation	cheacker in the testbench to make sure the output is correct

DESIGN:

```
pram.sv
input clk,
input vrite,
input [7:0] data_in,
input [15:0] address,
output reg [7:0] data_out

);

// Declare a 9-bit associative array using the logic data type & the key of int datatype
reg [7:0] mem_array [0:65535];
always @(posedge clk) begin
if (write)
mem_array[address] <= {~^data_in, data_in};
else if (read)
data_out <= mem_array[address];
end
endmodule</pre>
```

CODE TB:

```
module ram_tb ();
    logic read;
logic [7:0] data_in;
    logic [15:0] address;
logic [7:0] data_out;
logic [7:0] data_out_ex;
    int data_to_write_array[TESTS];
    int data_read_expect_assoc [int];
    int data_read_queue[$];
    my_mem t (.*);
            #1 clk = ~clk;
   task golden_model;
       data_out_ex = data_read_expect_assoc[address_array[i]];
       address_array[i] = $urandom_range(0,65535);
       data_to_write_array[i] = $urandom_range(0,255);
       data_read_expect_assoc[address_array[i]] = {~^data_to_write_array[i], data_to_write_array[i]};
         $display("%t error",$time);
```

```
correct_counter++;
data_read_queue.push_back (data_out);
 write = 0;
 read = 0;
 data_in = 0;
 address = 0;
 stimulus_gen;
 for (i=0 ; i<TESTS ; i++) begin
  @(negedge clk);
    address = address_array[i];
    data_in = data_to_write_array[i];
    read = 0;
    write = 1;
 @(negedge clk);
 write = 0;
    address = address_array[i];
   read = 1;
    write = 0;
    golden_model;
   @(posedge clk);
   cheack_result;
read = 0;
while (data_read_queue.size() > 0) begin
 $display (" data = %0h ",data_read_queue.pop_front());
$display("error_counter = %d correct_counter = %d",error_counter,correct_counter);
```

DISPLAY: