


1) ALSU is a logic unit that can perform logical, arithmetic, and shift operations on input ports

- Input ports A and B have various operations that can take place depending on the value of the opcode.
- Each input bit except for the clk and rst will be sampled at the rising edge before any processing so a D-FF is expected for each input bit at the design entry.
- The output of the ALSU is registered and is available at the rising edge of the clock.



```

V assignment1.v
1 //question_1//
2
3 module ALSU #( parameter INPUT_PRIORITY = "a",
4                 parameter FULL_ADDER = "on")
5     ( output reg [5:0] out,
6       output reg [15:0] leds,
7       input [2:0] a,b,opcode,
8       input clk,rst,cin,serial_in,red_op_a,red_op_b,bypass_a,bypass_b,direction);
9
10    always @(posedge clk , posedge rst) begin
11        if (rst) begin
12            out <= 0;
13            leds <= 0;
14        end
15        else begin
16            if (INPUT_PRIORITY == "a" && bypass_a)
17                out <= a;
18            else if (INPUT_PRIORITY == "b" && bypass_b)
19                out <= b;
20            else begin
21                case (opcode)
22                    3'b000 : begin
23                        if (INPUT_PRIORITY == "a") begin
24                            if (red_op_a)
25                                out <= &a;
26                            else
27                                out <= a&b;
28                        end
29                        else if (INPUT_PRIORITY == "b") begin
30                            if (red_op_b)
31                                out <= &b;
32                            else
33                                out <= a&b;
34                        end
35                    end
36                    3'b001 : begin
37                        if (INPUT_PRIORITY == "a") begin
38                            if (red_op_a)
39                                out <= ^a;
40                            else
41                                out <= a^b;
42                        end
43

```

```

44                    else if (INPUT_PRIORITY == "b") begin
45                        if (red_op_b)
46                            out <= ^b;
47                        else
48                            out <= a^b;
49                    end
50                end
51                3'b010 : begin
52                    if (FULL_ADDER == "on")
53                        out <= a+b+cin;
54                    else if (FULL_ADDER == "off")
55                        out <= a+b;
56                end
57                3'b011 : out <= a*b;
58                3'b100 : begin
59                    if (direction)
60                        out <= {out[4:0],serial_in};
61                    else
62                        out <= {serial_in,out[5:1]};
63                end
64                3'b101 : begin
65                    if (direction)
66                        out <= {out[4:0],out[5]};
67                    else
68                        out <= {out[0],out[5:1]};
69                end
70                3'b110 : begin
71                    leds <= 16'b1111111111111111;
72                    out <= 0;
73                end
74                3'b111 : begin
75                    leds <= 16'b1111111111111111;
76                    out <= 0;
77                end
78                default: out <= 0;
79            endcase
80        end
81    end
82 end
83
84 endmodule

```

```

86 module ALSU ts ();
87 wire [5:0] out;
88 reg [5:0] out_expected;
89 wire [15:0] leds;
90 reg [2:0] a,b,opcode;
91 reg clk,rst,cin,serial_in,red_op_a,red_op_b,bypass_a,bypass_b,direction;
92
93 ALSU r (out,leds,a,b,opcode,clk,rst,cin,serial_in,red_op_a,red_op_b,bypass_a,bypass_b,direction);
94
95 initial begin
96     clk = 0;
97     forever #1 clk = ~clk;
98 end
99
100 initial begin
101     rst = 1;
102     repeat (5) begin
103         a = $random;
104         b = $random;
105         opcode = $urandom_range(0,7);
106         @(negedge clk);
107         if (rst)
108             out_expected = 0;
109     end
110     rst = 0;
111     bypass_a =1;
112     bypass_b =1;
113     repeat (5) begin
114         a = $random;
115         b = $random;
116         opcode = $urandom_range(0,7);
117         repeat (2) @(negedge clk);
118         if (bypass_a)
119             out_expected = a;
120         else if (bypass_b)
121             out_expected = b;
122     end
123     bypass_a =0;
124     bypass_b =0;
125     opcode =0;
126     repeat (5) begin
127         a = $random;
128         b = $random;
129         red_op_a = $random;
130         red_op_b = $random;
131         repeat (2) @(negedge clk);

```

```



132         if (red_op_a)
133             out_expected = &a;
134         else
135             out_expected = a&b;
136         if (red_op_b)
137             out_expected = &b;
138         else
139             out_expected = a&b;
140     end
141     opcode = 1;
142     repeat (5) begin
143         a = $random;
144         b = $random;
145         red_op_a = $random;
146         red_op_b = $random;
147         repeat (2) @(negedge clk);
148         if (red_op_a)
149             out_expected = ^a;
150         else
151             out_expected = a^b;
152         if (red_op_b)
153             out_expected = ^b;
154         else
155             out_expected = a^b;
156     end
157     opcode = 2;
158     red_op_a = 0;
159     red_op_b = 0;
160     repeat (5) begin
161         a = $random;
162         b = $random;
163         cin = $random;
164         repeat (2) @(negedge clk);
165         out_expected = a+b+cin;
166     end
167     opcode = 3;
168     repeat (5) begin
169         a = $random;
170         b = $random;
171         repeat (2) @(negedge clk);
172         out_expected = a*b;
173     end


```

```

174     opcode = 4;
175     repeat (5) begin
176         a = $random;
177         b = $random;
178         direction = $random;
179         serial_in = $random;
180         repeat (2) @(negedge clk);
181     end
182     opcode = 5;
183     repeat (5) begin
184         a = $random;
185         b = $random;
186         direction = $random;
187         repeat (2) @(negedge clk);
188     end
189     opcode = 6;
190     repeat (5) begin
191         a = $random;
192         b = $random;
193         repeat (2) @(negedge clk);
194     end
195     $stop;
196 end
197 initial begin
198     $monitor ("clk=%b rst=%b pass_a=%b pass_b=%b red_a=%b red_b=%b c=%b s_in=%b d=%b op=%b a=%b b=%b out=%b out_ex=%b led=%b",clk,rst,bypass_a,bypass_b,red_op_a,red_op_b,cin,serial_in,direction,
199 end
200 endmodule
201

```







Utilization Summary

Name	Slice LUTs (20800)	Slice Registers (41600)	Bonded IOB (106)	BUFGCTRL (32)
ALSU	23	7	38	1

utilization\_1





q2

```

2
3  module d_flipflop #(parameter N = 18 )
4      ( output reg [N-1:0] q,
5        input [N-1:0] d,
6        input clk,rstn);
7      always @(posedge clk) begin
8          if (!rstn)
9              q <= 0;
10         else
11             q <= d;
12     end
13 endmodule
14
15 module add_sub #( parameter TYPE = "ADD", parameter M =19)
16     ( output reg [M-1:0] result,
17       input [M-1:0] a,b);
18     always @(*) begin
19         if (TYPE == "ADD")
20             result = a+b;
21         else if (TYPE == "SUB")
22             result = a-b;
23     end
24
25 endmodule
26

```

```

module multi ( output [47:0] out,
               input [18:0] x,
               input [17:0] y);
    assign out = x*y;
endmodule

module circuit ( output [47:0] p,
                 input [17:0] a,b,d,
                 input [47:0] c,
                 input clk,rstn);

wire [17:0] d_f,b_f,a_f1,a_f2;
wire [47:0] c_f1,c_f2,c_f3;
wire [18:0] w1,w1_f;
wire [47:0] w2,w2_f,w3;

d_flipflop #(18) d1 (d_f,d,clk,rstn);
d_flipflop #(18) d2 (b_f,b,clk,rstn);
add_sub #(.M(19)) a1 (w1,{1'b0,d_f},{1'b0,b_f});
d_flipflop #(19) d6 (w1_f,w1,clk,rstn);
d_flipflop #(18) d3 (a_f1,a,clk,rstn);
d_flipflop #(18) d4 (a_f2,a_f1,clk,rstn);
multi b1 (w2,w1_f,a_f2);
d_flipflop #(48) d7 (w2_f,w2,clk,rstn);
d_flipflop #(48) d5 (c_f1,c,clk,rstn);
d_flipflop #(48) d9 (c_f2,c_f1,clk,rstn);
d_flipflop #(48) d10 (c_f3,c_f2,clk,rstn);
add_sub #(.M(48)) a2 (w3,w2_f,c_f3);
d_flipflop #(48) d8 (p,w3,clk,rstn);

endmodule

```



```


module circuit_ts ();
wire [47:0] p;
reg [17:0] a,b,d;
reg [47:0] c;
reg clk,rstn;

circuit r (p,a,b,d,c,clk,rstn);

initial begin
    clk = 0;
    forever #1 clk = ~clk;
end

initial begin
    rstn = 0;
    repeat (10) begin
        a = $urandom_range(0,7);
        b = $urandom_range(0,7);
        c = $urandom_range(0,7);
        d = $urandom_range(0,7);
        @(negedge clk);
    end
    rstn = 1;
    repeat (100) begin
        a = $urandom_range(0,7);
        b = $urandom_range(0,7);
        c = $urandom_range(0,7);
        d = $urandom_range(0,7);
        @(negedge clk);
    end
end
$stop;
end
initial begin
    $monitor ("clk=%b rstn=%b d=%d b=%d a=%d c=%d p=%d",clk,rstn,d,b,a,c,p);
end
endmodule

```



```

module TDM ( output reg [1:0] out,
             input [1:0] in0,in1,in2,in3,
             input clk,rst);
    reg [1:0] counter;
    always @(posedge clk , posedge rst) begin
        if (rst)
            counter <= 0;
        else
            counter <= counter + 2'b01;
        end
    always @(*) begin
        case (counter)
            2'b00 : out = in0;
            2'b01 : out = in1;
            2'b10 : out = in2;
            2'b11 : out = in3;
            default: out = 0;
        endcase
    end
endmodule

```

```

module TDM_ts ();
wire [1:0] out;
reg [1:0] in0,in1,in2,in3;
reg clk,rst;



TDM o (out,in0,in1,in2,in3,clk,rst);


initial begin
    clk = 0;
    forever #1 clk = ~clk;
end

initial begin
    rst = 1;
    repeat (10) begin
        in0 = $random;
        in1 = $random;
        in2 = $random;
        in3 = $random;
        @(negedge clk);
    end
    rst = 0;
    repeat (100) begin
        in0 = $random;
        in1 = $random;
        in2 = $random;
        in3 = $random;
        @(negedge clk);
    end
    $stop;
end

initial begin
    $monitor ("clk=%b rst=%b in0=%b in1=%b in2=%b in3=%b out=%b",clk,rst,in0,in1,in2,in3,out);
end
endmodule

```





Hierarchy

Name	1	Slice LUTs (20800)	Slice Registers (41600)	Bonded IOB (106)	BUFCTRL (32)
<b>N</b> TDM		3	2	12	1

IMPLEMENTED DESIGN - xc7a35t0cp236-1L (active)

Sources: Netlist x

Project Summary: Device x

Properties: Select an object to see properties

Tcl Console: Messages Log Reports Design Runs Power DRC Methodology Timing x

Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 2.921 ns	Worst Hold Slack (WHS): 0.044 ns	Worst Pulse Width Slack (WPWS): 3.750 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 3551	Total Number of Endpoints: 3535	Total Number of Endpoints: 1956

All user specified timing constraints are met.

Timing Summary - Impl\_1 (saved)