

```
module circuit_1 ( output reg y,
                       output reg [9:0] count,
                        input x,clk,rst);
     parameter IDLE = 2'b00;
     parameter ZERO = 2'b01;
     parameter STORE = 2'b10;
     parameter ONE = 2'b11;
     reg [1:0] cs,ns;
     always @(posedge clk , posedge rst) begin
            cs <= IDLE;
            count <= 0;
            cs <= ns;
     always @(*) begin
        case (cs)
         IDLE : begin
                              ns = IDLE;
                              ns = ZER0;
                      end
             ZERO : begin
                              ns = ONE;
                              ns = ZERO;
                      end
             ONE :
                     begin
                              ns = IDLE;
39
                             ns = STORE;
                      end
             STORE : begin
                              ns = IDLE;
                              ns = ZER0;
                      end
```

```
always @(*) begin
    case (cs)
        IDLE
                  : y = 0;
        ZERO
                 : y = 0;
        ONE
                  : y = 0;
  STORE : begin
                         y = 1;
                         count = count + 1;
                end
endmodule
module circuit_1_ts ();
wire y;
wire [9:0] count;
reg x,clk,rst;
circuit_1 o (y,count,x,clk,rst);
initial begin
    clk = 0;
    forever begin
        #1 clk = \sim clk;
initial begin
    rst = 1;
    @(negedge clk)
   rst = 0;
   repeat (100) begin
    x = \$random;
    @(negedge clk);
    $stop;
initial begin
    $monitor ("clk=%b rst=%b x=%b y=%b count=%d",clk,rst,x,y,count);
endmodule
```



```
module circuit_2 ( output y,
                        input x,clk,rst);
     parameter S0 = 2'b00;
     parameter S1 = 2'b01;
     parameter S2 = 2'b10;
     parameter S3 = 2'b11;
     reg [1:0] cs,ns;
     always @(posedge clk , posedge rst) begin
11
         if (rst) begin
12
            cs <= 50;
            cs <= ns;
18
     always @(*) begin
         case (cs)
21
             S0 : begin
                           if (x)
                              ns = S1;
                           else
                              ns = S0;
                      end
             S1 : begin
                           if (x)
                              ns = S2;
                           else
                              ns = S1;
                      end
             S2 : begin
                           if (x)
                              ns = S3;
                           else
                              ns = S2;
                      end
             S3 : begin
                           if (x)
                              ns = S1;
                           else
                              ns = S0;
                      end
```

```
assign y = ((cs == S2) && (x==1)) ? 1'b1 : 1'b0;
endmodule
module circuit_2_ts ();
wire y;
reg x,clk,rst;
circuit_2 u (y,x,clk,rst);
initial begin
    clk = 0;
    forever begin
        #1 clk = ~clk;
end
initial begin
    rst = 1;
    @(negedge clk)
    rst = 0;
    repeat (100) begin
    x = $random;
    @(negedge clk);
    $stop;
end
initial begin
    $monitor ("clk=%b rst=%b x=%b y=%b",clk,rst,x,y);
endmodule
```



```
rom_4x4 ( output reg [3:0] data_out,
                  input [1:0] address,
                 input clk,rst);
        reg [3:0] mem [3:0];
        always @(posedge clk) begin
            if (rst)
               data_out <= 0;
               data_out <= mem[address];</pre>
endmodule
module rom_4x4_ts ();
wire [3:0] data_out;
reg [1:0] address;
rom_4x4 p (data_out,address,clk,rst);
initial begin
    forever #1 clk = ~clk;
initial begin
    $readmemb ("mem_extra_q4.txt", p.mem);
    rst = 1;
    repeat (5) @(negedge clk);
    rst = 0;
    repeat (100) begin
        address = $random;
        @(negedge clk);
    $stop;
initial begin
    $monitor ("clk=%b rst=%b address=%b out=%b",clk,rst,address,data_out);
endmodule
```