

q2

```
1  module circuit_1 ( output reg y,  
2      output reg [9:0] count,  
3      input x,clk,rst);  
4      parameter IDLE = 2'b00;  
5      parameter ZERO = 2'b01;  
6      parameter STORE = 2'b10;  
7      parameter ONE = 2'b11;  
8  
9      reg [1:0] cs,ns;  
10  
11     always @(posedge clk , posedge rst) begin  
12         if (rst) begin  
13             cs <= IDLE;  
14             count <= 0;  
15         end  
16         else begin  
17             cs <= ns;  
18         end  
19     end  
20 end  
21 always @(*) begin  
22     case (cs)  
23         IDLE : begin  
24             if (x)  
25                 ns = IDLE;  
26             else  
27                 ns = ZERO;  
28         end  
29         ZERO : begin  
30             if (x)  
31                 ns = ONE;  
32             else  
33                 ns = ZERO;  
34         end  
35         ONE : begin  
36             if (x)  
37                 ns = IDLE;  
38             else  
39                 ns = STORE;  
40         end  
41         STORE : begin  
42             if (x)  
43                 ns = IDLE;  
44             else  
45                 ns = ZERO;  
46         end  
47     endcase  
48 end
```


```

49  always @(*) begin
50      case (cs)
51          IDLE      : y = 0;
52          ZERO      : y = 0;
53          ONE       : y = 0;
54          STORE     : begin
55              y = 1;
56              count = count + 1;
57          end
58      endcase
59  end
60  endmodule

61
62  module circuit_1_ts ();
63      wire y;
64      wire [9:0] count;
65      reg x,clk,rst;
66
67      circuit_1 o (y,count,x,clk,rst);
68
69      initial begin
70          clk = 0;
71          forever begin
72              #1 clk = ~clk;
73          end
74      end

75
76      initial begin
77          rst = 1;
78          @(negedge clk)
79          rst = 0;
80          repeat (100) begin
81              x = $random;
82              @(negedge clk);
83          end
84          $stop;
85      end
86      initial begin
87          $monitor ("clk=%b rst=%b x=%b y=%b count=%d",clk,rst,x,y,count);
88
89      end
90  endmodule

```



q3

```


1  module circuit_2 ( output y,
2      input x,clk,rst);
3      parameter S0 = 2'b00;
4      parameter S1 = 2'b01;
5      parameter S2 = 2'b10;
6      parameter S3 = 2'b11;
7
8      reg [1:0] cs,ns;
9
10     always @(posedge clk , posedge rst) begin
11         if (rst) begin
12             cs <= S0;
13         end
14         else begin
15             cs <= ns;
16         end
17     end
18 end
19 always @(*) begin
20     case (cs)
21         S0 : begin
22             if (x)
23                 ns = S1;
24             else
25                 ns = S0;
26         end
27         S1 : begin
28             if (x)
29                 ns = S2;
30             else
31                 ns = S1;
32         end
33         S2 : begin
34             if (x)
35                 ns = S3;
36             else
37                 ns = S2;
38         end
39         S3 : begin
40             if (x)
41                 ns = S1;
42             else
43                 ns = S0;
44         end
45     endcase
46 end
47

```

```

48   assign y = ((cs == S2) && (x==1)) ? 1'b1 : 1'b0;
49
50   endmodule
51
52   module circuit_2_ts ();
53   wire y;
54   reg x,clk,rst;
55
56   circuit_2 u (y,x,clk,rst);
57
58   initial begin
59       clk = 0;
60       forever begin
61           #1 clk = ~clk;
62       end
63   end
64
65   initial begin
66       rst = 1;
67       @(negedge clk)
68       rst = 0;
69       repeat (100) begin
70           x = $random;
71           @(negedge clk);
72       end
73       $stop;
74   end
75   initial begin
76       $monitor ("clk=%b rst=%b x=%b y=%b",clk,rst,x,y);
77
78   end
79   endmodule

```



q4

```
1  module rom_4x4 ( output reg [3:0] data_out,
2                  input [1:0] address,
3                  input clk,rst);
4
5      reg [3:0] mem [3:0] ;
6
7      always @(posedge clk) begin
8          if (rst)
9              data_out <= 0;
10         else
11             data_out <= mem[address];
12         end
13     endmodule
14
15
16 module rom_4x4_ts ();
17
18 wire [3:0] data_out;
19 reg [1:0] address;
20 reg clk , rst;
21
22 rom_4x4 p (data_out,address,clk,rst);
23
24 initial begin
25     clk = 0;
26     forever #1 clk = ~clk;
27 end
28 initial begin
29     $readmemb ("mem_extra_q4.txt", p.mem);
30     rst = 1;
31     repeat (5) @(negedge clk);
32     rst = 0;
33     repeat (100) begin
34         address = $random;
35         @(negedge clk);
36     end
37     $stop;
38 end
39
40 initial begin
41     $monitor ("clk=%b rst=%b address=%b out=%b",clk,rst,address,data_out);
42 end
43 endmodule
```