
1) Implement Data Latch with active low Clear. Implement a randomized testbench and check the output correctness from the waveform. Do not treat G input as a clock so add a delay (#1) after randomizing the inputs.



Input	Output		
CLR, D, G	Q		

Truth Table

CLR	G	D	Q
0	X	X	0
1	0	X	Q
1	1	D	D

```
assignment3.v
     module d_latch ( output reg q,
                       input d,clr,g);
          always @(*) begin
          if (!clr)
                q <= 0;
             else if (g)
                q <= d;
     endmodule
     module d_latch_ts ();
         wire q;
         reg d,clr,g;
         d_latch w (q,d,clr,g);
         initial begin
             clr = 1; g = 0; d = 0; #1;
             clr = 0; g = 1; d = 1; #1;
             clr = 1; g = 1; d = 1; #1;
           clr = 1; g = 0; d = 0; #1;
23
             clr = 1; g = 1; d = 0; #1;
            clr = 0; g = 1; d = 1; #1;
             clr = 1; g = 1; d = 1; #1;
             clr = 1; g = 1; d = 0; #1;
             repeat (10) begin
                 d = $random;
                 g = $random;
                 #1;
         initial begin
             $monitor("q = %b, d = %b, clr = %b g = %b", q,d,clr,g);
         end
     endmodule
```

```
VSIM 23> run -all

# q = x, d = 0, clr = 1 g = 0

# q = 0, d = 1, clr = 0 g = 1

# q = 1, d = 1, clr = 1 g = 0

# q = 0, d = 0, clr = 1 g = 0

# q = 0, d = 0, clr = 1 g = 1

# q = 0, d = 1, clr = 0 g = 1

# q = 0, d = 1, clr = 0 g = 1

# q = 1, d = 1, clr = 1 g = 1

# q = 0, d = 0, clr = 1 g = 1

# q = 0, d = 0, clr = 1 g = 1

# q = 1, d = 1, clr = 1 g = 1

# q = 1, d = 1, clr = 1 g = 0

# q = 1, d = 1, clr = 1 g = 1

# q = 0, d = 0, clr = 1 g = 1

# q = 0, d = 1, clr = 1 g = 1

# q = 0, d = 1, clr = 1 g = 0


# q = 1, d = 1, clr = 1 g = 0
```

- A. Implement T-type (toggle) Flipflop with active low asynchronous reset (forces q to 0 and forces qbar to 1). T-Flipflop has input t, when t input is high the outputs toggle else the output values do not change.
 - Inputs: t, rstn, clk
 - Outputs: q, qbar
- B. Implement Asynchronous D Flip-Flop with Active low reset (forces q to 0 and forces qbar to 1).
 - Inputs: d, rstn, clk
 - Outputs: q, qbar
- C. Implement a parameterized asynchronous FlipFlop with Active low reset with the following specifications.
 - Inputs: d, rstn , clkOutputs: q, qbar


- Parameter: FF_TYPE that can take two valid values, DFF or TFF. Default value = "DFF".
 Design should act as DFF if FF_TYPE = "DFF" and act as TFF if FF_TYPE = "TFF". When FF_TYPE equals "DFF", d input acts as the data input "d", and when FF_TYPE equals "TFF", d input acts the toggle input "t".
- D. Test the above parameterized Design using 2 testbenches, testbench 1 that overrides the design with FF_TYPE = "DFF" and the testbench 2 overrides parameter with FF_TYPE = "TFF"
 - Testbench 1 should instantiate the design of part B. as a golden model to check for the output of the parameterized design with FF_TYPE = "DFF"
 - Use a do file to run the simulation
 - Testbench 2 should instantiate the design of part A. as a golden model to check for the output of the parameterized design with FF_TYPE = "TFF"
 - Use a do file to run the simulation

```
module t_flipflop ( output reg q,
                   output qbar,
                   inout t,clk,rstn);
       assign qbar = ~q;
       always @(posedge clk,negedge rstn) begin
           if (!rstn)
              q <= 0;
endmodule
module d_flipflop ( output reg q,
                   output qbar,
                   input d,clk,rstn);
      assign qbar = ~q;
      always @(posedge clk,negedge rstn) begin
         if (!rstn)
              q <= 0;
              q <= d;
endmodule
module async_ff #(parameter [5*8-1:0] ff_type = "dff")
                 (output reg q,
                 output qbar,
                  input d,clk,rstn);
        assign qbar = ~q;
        always @(posedge clk,negedge rstn) begin
              if (!rstn)
                q <= 0;
                if (ff_type == "dff")
                   q <= d;
                else if (ff_type == "tff")
                   if (d)
                   q <= ~q;
endmodule
```


```
module async_ff_ts ();
  wire q,qbar;
  reg d,clk,rstn;
  async_ff #(.ff_type("dff")) tr (q,qbar,d,clk,rstn);
     @(negedge clk);
     rstn = 1;
        d = $random;
         @(negedge clk);
 $monitor ("clk = %b d = %b rstn = %b q = %b qbar = %b", clk, d, rstn, q, qbar);
endmodule
module async_ff_ts2 ();
  wire q,qbar;
  reg d,clk,rstn;
   async_ff #(.ff_type("tff")) tr (q,qbar,d,clk,rstn);
     c1k = 0;
     forever #1 clk = ~clk;
     @(negedge clk);
         d = $random;
         @(negedge clk);
$monitor ("clk = %b d = %b rstn = %b q = %b qbar = %b", clk, d, rstn, q, qbar);
endmodule
```




- 3) Implement the 4-bit Ripple counter shown below using structural modelling (Instantiate the Dff from question 2 part B where the output is taken from the qn as shown below). Implement a randomized testbench and check the output correctness from the waveform.
 - Inputs: clk, rstn;
 - Outputs: [3:0] out;



```
module four_bit_counter ( output [3:0] out,
                        input clk,rstn);
       wire [3:0] q;
       d_flipflop q1 (q[0],out[0],out[0],clk,rstn);
       d_flipflop q2 (q[1],out[1],out[1],q[0],rstn);
       d_flipflop q3 (q[2],out[2],out[2],q[1],rstn);
       d_flipflop q4 (q[3],out[3],out[3],q[2],rstn);
 endmodule
 module four_bit_counter_ts ();
  wire [3:0] out;
  reg clk,rstn;
four_bit_counter eq (out,clk,rstn);
initial begin
  clk = 0;
 forever begin
    #1 clk = \sim clk;
end
initial begin
  rstn = 0;
  @(negedge clk);
  rstn = 1;
  repeat(100) @(negedge clk);
  $stop;
end
initial begin
  $monitor ("out = %b,clk = %b,rstn = %b",out,clk,rstn);
end
 endmodule
```



- 4) Implement the following Parameterized Shift register
- 1. Parameters



Default value for LOAD_AVALUE and LOAD_SVALUE is 1. SHIFT_WIDTH default value is 8.

2. Ports

Name	Туре	Description
sclr		Synchronous clear input. If both sclr and sset are asserted, sclr is dominant.
sset		Synchronous set input that sets q[] output with the value specified by LOAD_SVALUE. If both sclr and sset are asserted, sclr is dominant.
shiftin		Serial shift data input
load		Synchronous parallel load. High: Load operation with data[], Low: Shift operation
data[]	Input	Data input to the shift register. This port is SHIFT_WIDTH wide
clock		Clock Input
enable		Clock enable input
aclr		Asynchronous clear input. If both aclr and aset are asserted, aclr is dominant.
aset		Asynchronous set input that sets $q[]$ output with the value specified by LOAD_AVALUE. If both aclr and aset are asserted, aclr is dominant.
shiftout	Outrout	Serial Shift data output
q[]	Output	Data output from the shift register. This port is SHIFT_WIDTH wide

Notes:

```
module shift_register #( parameter LOAD_AVALUE =1,
                         parameter LOAD_SVALUE =1,
                         parameter SHIFT_WIDTH =8,
                         parameter SHIFT_DIRECTION = "LEFT")
                       ( output reg [SHIFT_WIDTH-1:0] q,
                         output reg shiftout,
                         input [SHIFT_WIDTH-1:0] data,
                         input sclr,sset,shiftin,load,clk,enable,aclr,aset);
   always @(posedge clk , negedge aclr , negedge aset) begin
          else if (aset && !aclr)
             q <= LOAD_AVALUE;
         if (enable) begin
                     q <= 0;
                     q <= LOAD_SVALUE;
                   if (load)
                     q <= data;
                    if (SHIFT_DIRECTION == "LEFT") begin
                       shiftout <= q [[SHIFT_WIDTH-1]];</pre>
                       q <= {q[SHIFT_WIDTH-2:0],shiftin};</pre>
                    else if (SHIFT_DIRECTION == "RIGHT") begin
                       shiftout <= q [0];
                       q <= {shiftin,q[SHIFT_WIDTH-1:1]};</pre>
                    end
endmodule
```

```
module shift_register ts ();

module shift_register ts ();

parameter 1000_NAULE_IS -2;


parameter SUEF_MODULE_IS -4;

reg SUEF_MODULE_IS -1:0] data;


reg SUEF_MODULE_IS -1
```

```
aclr = 0;
aset = 0;
sclr = 0;
sset = 0;
load = 1;
report (10) begin
data = $random;
if (load) begin
q expected = data;
@(regordge clk);
end
end

aclr = 0;
aset = 0;
sclr = 0;
sset = 0;
sclr = 0;
sset = 0;
sclr = 0;
sset = 0;
sset = 0;
sset = 0;
sset = 0;
load = 0;
report (10) begin
shiftin = $random;
@(regordge clk);
end
$stop;
end
initial begin
$stop;
end
initial begin
$sonitor("aclr=%b aset=%b sclr=%b sset=%b clk=%b load=%b shiftin=%b data=%b q=%b shiftout=%b q expected=%b",aclr,aset,sclr,sset,clk,load,shiftin,data,q,shiftout,q_expected);
end
end
```



5) Implement the following SLE (sequential logic element). This design will act as flipflop or latch based on the LAT signal as demonstrated in the truth table.



Input		
	Function	
	Data	
	Clock	
	Enable	
	Asynchronous Load (Active Low)	Q
	Asynchronous Data (Active Low)	1
	Synchronous Load (Active Low)	
	Synchronous Data	1
	Latch Enable	1

Truth Table

ALn	ADn	LAT	CLK	EN	SLn	SD	D	Q _{n+1}
0	ADn	X	Х	X	X	X	X	!ADn
1	Х	0	Not rising	X	X	X	Х	Qn
1	X	0	1	0	X	×	X	Qn
1	X	0	1	1	0	SD	Х	SD
1	X	0	1	1	1	×	D	D
1	X	1	0	Х	X	×	X	Qn
1	X	1	1	0	X	×	X	Qn
1	Х	1	_1	1	0	SD	X	SD
1	Х	1	1	1	1	Х	D	D

Testbench should start with activating ALn then deactivating it. Then for simplicity we keep the LAT to 0 and in a repeat block randomize all inputs. Then drive LAT to 1 and in a repeat block randomize all inputs. Check the functionality correctness of each input from the waveform.

```
module sle ( output q,
              input d,clk,en,aln,adn,sln,sd,lat);
reg q_flipflop,q_latch;
assign q = (lat) ? q_latch : q_flipflop;
always @(posedge clk , negedge aln , negedge adn) begin
    if (!aln)
       q flipflop <= ~adn;
    else begin
      if (sln)
         q_flipflop <= d;
      else if (en)
         q flipflop <= sd;
end
always @(*) begin
    if (!aln)
       q_latch <= ~adn;
    else begin
      if (sln)
         q_latch <= d;
      else if (en)
         q_latch <= sd;
end
 endmodule
```

```
module sle_ts ();
       wire q;
       reg d,clk,en,aln,adn,sln,sd,lat;
       sle k (q,d,clk,en,aln,adn,sln,sd,lat);
        clk = 0;
forever #1 clk = ~clk;
end
       initial begin
lat = 0;
aln = 0;
         en = 1;
repeat (5) begin
d = $random;
sd = $random;
            @(negedge clk);
sln = 1;
repeat (5) begin
          d = $random;
end
end
         lat = 1;
aln = 0;
         adn = 0;
sln = 0;
         @(negedge clk);
aln = 1;
         en = 1;
repeat (5) begin
            d = $random;
             sd = $random;
            @(negedge clk);
sln = 1;
            repeat (5) begin
d = $random;
          $stop;
        $monitor ("lat=%b clk=%b en=%b aln=%b adn=%b sln=%b sd=%b d=%b q=%b",lat,clk,en,aln,adn,sln,sd,d,q);
     odule
```

