


q1

```

1  module tesla #( parameter MIN_DISTANCE = 40 )
2      ( output reg unlock_doors,accelerate_car,
3          input [7:0] speed_limit,car_speed,
4          input [6:0] leading_distance,
5          input clk,rst);
6      parameter STOP = 2'b00;
7      parameter ACCELERATE = 2'b01;
8      parameter DECELERATE = 2'b10;
9
10     reg [1:0] cs,ns;
11
12     always @(posedge clk , posedge rst) begin
13         if (rst)
14             cs <= STOP;
15         else
16             cs <= ns;
17     end
18     always @(*) begin
19         case (cs)
20             STOP : begin
21                 if (leading_distance < MIN_DISTANCE)
22                     ns = STOP;
23                 else
24                     ns = ACCELERATE;
25             end
26             ACCELERATE : begin
27                 if ((leading_distance >= MIN_DISTANCE) && (car_speed < speed_limit))
28                     ns = ACCELERATE;
29                 else if ((leading_distance < MIN_DISTANCE) || (car_speed > speed_limit))
30                     ns = DECELERATE;
31             end
32             DECELERATE : begin
33                 if ((leading_distance < MIN_DISTANCE) || (car_speed > speed_limit))
34                     ns = DECELERATE;
35                 else if ((leading_distance >= MIN_DISTANCE) && (car_speed < speed_limit))
36                     ns = ACCELERATE;
37                 else if (car_speed == 0)
38                     ns = STOP;
39             end
40             default : ns = STOP;
41         endcase
42     end
43
44     always @(cs) begin
45         case (cs)
46             STOP : begin
47                 unlock_doors = 1;
48                 accelerate_car = 0;
49             end
50             ACCELERATE : begin
51                 unlock_doors = 0;
52                 accelerate_car = 1;
53             end
54             DECELERATE : begin
55                 unlock_doors = 0;
56                 accelerate_car = 0;
57             end
58         endcase
59     end
60 endmodule
61
62 module tesla_ts ();
63 wire unlock_doors,accelerate_car;
64 reg [7:0] speed_limit,car_speed;
65 reg [6:0] leading_distance;
66 reg clk,rst;
67 tesla m (unlock_doors,accelerate_car,speed_limit,car_speed,leading_distance,clk,rst);
68 initial begin
69     clk = 0;
70     forever begin
71         #1 clk = ~clk;
72     end
73 end
74 initial begin
75     rst = 1;
76     speed_limit = 8'd100;
77     @(negedge clk)
78     rst = 0;
79     repeat (100) begin
80         car_speed = $random;
81         leading_distance = $random;
82     end
83     $stop;
84 end
85 initial begin
86     $monitor ("clk=%b rst=%b speed_limit=%d car_speed=%d leading_distance=%d unlock_doors=%b accelerate_car=%b",clk,rst,speed_limit,car_speed,leading_distance,unlock_doors,accelerate_car);
87 end
88 endmodule


```



```

dofile.do
1 vlib work
2 vlog assignment5q1.v
3 vsim -voptargs=+acc work.tesla_ts
4 add wave*
5 run -all
6

```



Sources Netlist x ? \_ □ □

tesla


- > Nets (92)
- > Leaf Cells (64)

Properties ? \_ □ □ x

Select an object to see properties

Schematic ? \_ □ □ x

60 Cells 27 I/O Ports 92 Nets



Tcl Console Messages Log Reports Design Runs Utilization x Debug ? \_ □ □

Hierarchy

| Name  | 1 | Slice LUTs<br>(20800) | Slice Registers<br>(41600) | Bonded IOB<br>(106) | BUFGCTRL<br>(32) |
|-------|---|-----------------------|----------------------------|---------------------|------------------|
| tesla |   | 17                    | 8                          | 24                  | 1                |

▼ Slice Logic

- ▼ Slice LUTs (<1%)
  - LUT as Logic (<1%)
- ▼ Slice Registers (<1%)
  - Register as Latch (<1%)

q2

```

1  module gray_fsm ( output reg [1:0] y,
2      input clk,rst);
3  parameter A = 2'b00;
4  parameter B = 2'b01;
5  parameter C = 2'b10;
6  parameter D = 2'b11;
7
8  reg [1:0] cs,ns;
9  always @(posedge clk , posedge rst) begin
10     if (rst) cs <= A;
11     else cs <= ns;
12 end
13 always @(*) begin
14     case (cs)
15         A      : ns = B;
16         B      : ns = C;
17         C      : ns = D;
18         D      : ns = A;
19         default: ns = A;
20     endcase
21 end
22 always @(cs) begin
23     case (cs)
24         A      : y = 2'b00;
25         B      : y = 2'b01;
26         C      : y = 2'b11;
27         D      : y = 2'b10;
28     endcase
29 end
30 endmodule
31 module gray_fsm_ts ();
32 wire [1:0] y;
33 reg clk,rst;
34 gray_fsm m (y,clk,rst);
35 initial begin
36     clk = 0;
37     forever #1 clk = ~clk;
38 end
39 initial begin
40     rst = 1;
41     @(negedge clk)
42     rst = 0;
43     repeat (100) @(negedge clk);
44     $stop;
45 end
46 initial begin
47     $monitor ("clk=%b rst=%b y=%b",clk,rst,y);
48 end

```

```

module gray_counter ( output reg [1:0] gray_out,
                      input clk, rst );
    reg [1:0] counter;

    always @(posedge clk , posedge rst) begin
        if (rst) begin
            counter <= 2'b00;
            gray_out <= 2'b00;
        end
        else begin
            counter <= counter + 2'b01;
            gray_out <= {counter[1],^ counter};
        end
    end
end
endmodule

```

```


module gray_counter_ts ();
wire [1:0] y;
reg clk,rst;
gray_counter m (y,clk,rst);
initial begin
    clk = 0;
    forever begin
        #1 clk = ~clk;
    end
end
initial begin
    rst = 1;
    @(negedge clk)
    rst = 0;
    repeat (100) begin
        @(negedge clk);
    end
    $stop;
end
initial begin
    $monitor ("clk=%b rst=%b y=%b",clk,rst,y);
end
endmodule

```

```

module gray_ts ();
wire [1:0] y1,y2;
reg clk,rst;
gray_fsm m1 (y1,clk,rst);
gray_counter m2 (y2,clk,rst);
initial begin
    clk = 0;
    forever begin
        #1 clk = ~clk;
    end
end
initial begin
    rst = 1;
    @(negedge clk)
    rst = 0;
    repeat (100) begin
        @(negedge clk);
    end
    $stop;
end
initial begin
    $monitor ("clk=%b rst=%b y1=%b y2=%b",clk,rst,y1,y2);
end
endmodule

```



```

1  vlib work
2  vlog assignment5q2.v
3  vsim -voptargs=+acc work.gray_ts
4  add wave*
5  run -all
6

```

q3

```


1  module bit_stream ( output [1:0] err,
2      input din,clk,rst);
3  parameter start = 3'b000;
4  parameter d0_is_1 = 3'b001;
5  parameter d1_is_1 = 3'b010;
6  parameter d0_not_1 = 3'b011;
7  parameter d1_not_1 = 3'b100;
8  reg [1:0] cs,ns;
9  always @(posedge clk , posedge rst) begin
10     if (rst)
11         cs <= start;
12     else
13         cs <= ns;
14 end
15 always @(cs) begin
16     case (cs)
17         start : begin
18             if (din)
19                 ns = d0_is_1;
20             else
21                 ns = d0_not_1;
22         end
23         d0_is_1 : begin
24             if (din)
25                 ns = d1_is_1;
26             else
27                 ns = d1_not_1;
28         end
29         d1_is_1 : ns = start;
30         d0_not_1 : ns = d1_not_1;
31         d1_not_1 : ns = start;
32         default: ns = start;
33     endcase
34 end
35
36 assign err = (cs == d1_is_1 && din == 1) ? 2'b11 : 2'b01;
37
38 endmodule

```

```

module bit_stream_ts ();
wire [1:0] err;
reg din,clk,rst;
bit_stream m (err,din,clk,rst);
initial begin
    clk = 0;
    forever begin
        #1 clk = ~clk;
    end
end
initial begin
    rst = 1;
    @(negedge clk)
    rst = 0;
    repeat (100) begin
        din = $random;
        @(negedge clk);
    end
    $stop;
end
initial begin
    $monitor ("clk=%b rst=%b din=%b err=%b",clk,rst,din,err);
end
endmodule

```





```
dofile3.do
1  vlib work
2  vlog assignment5q3.v
3  vsim -voptargs=+acc work.bit_stream_ts
4  add wave*
5  run -all
6
```

q4

```

module ram #( parameter MEM_WIDTH = 16,
               parameter MEM_DEPTH = 1024,
               parameter ADDR_SIZE = 10,
               parameter ADDR_PIPELINE = "FALSE",
               parameter DOUT_PIPELINE = "TRUE",
               parameter PARITY_ENABLE = 1)
  ( output reg [MEM_WIDTH-1:0] dout,
    output reg parity_out,
    input [MEM_WIDTH-1:0] din,
    input [ADDR_SIZE-1:0] addr,
    input wr_en,rd_en,blk_select,addr_en,dout_en,clk,rst);

  reg [MEM_WIDTH-1:0] mem [MEM_DEPTH-1:0] ;
  reg [ADDR_SIZE-1:0] addr_reg;
  reg [MEM_WIDTH-1:0] dout_reg;
  always @(posedge clk) begin
    if (rst)
      dout_reg <= 0;
    else if (addr_en && (ADDR_PIPELINE == "TRUE"))
      addr_reg <= addr;
  end
  always @(posedge clk) begin
    if (rst)
      dout_reg <= 0;
    else if (wr_en && blk_select)
      mem[addr] <= din;
    else if (rd_en && blk_select)
      dout_reg <= mem[(ADDR_PIPELINE=="TRUE") ? addr_reg : addr];
  end
  always @(posedge clk) begin
    if (rst)
      dout <= 0;
    else if (dout_en && (DOUT_PIPELINE=="TRUE"))
      dout <= dout_reg;
    else if (!DOUT_PIPELINE)
      dout <= dout_reg;
  end
  always @(posedge clk) begin
    if (rst)
      parity_out <= 0;
    else
      if (PARITY_ENABLE)
        parity_out <= ^dout;
      else
        parity_out <= 0;
  end
endmodule

```


```

module ram_ts();
parameter MEM_WIDTH_ts = 16;
parameter ADDR_SIZE_ts = 10;
wire [MEM_WIDTH_ts-1:0] dout;
wire parity_out;
reg [MEM_WIDTH_ts-1:0] din;
reg [ADDR_SIZE_ts-1:0] addr;
reg wr_en,rd_en,blk_select,addr_en,dout_en,clk,rst;

ram #(.MEM_WIDTH(MEM_WIDTH_ts),.ADDR_SIZE(ADDR_SIZE_ts)) p (dout,parity_out,din,addr,wr_en,rd_en,blk_select,addr_en,dout_en,clk,rst);

initial begin
    clk = 0;
    forever begin
        #1 clk = ~clk;
    end
end
initial begin
    rst = 1;
    repeat (10) begin
        wr_en = $random;
        rd_en = $random;
        addr = $random;
        din = $random;
        addr_en = $random;
        dout_en = $random;
        blk_select = $random;
        @(negedge clk);
    end
    rst = 0;
    rd_en = 0;
    addr_en = 1;
    dout_en = 0;
    dout_en = 1;
    blk_select = 1;
    addr = 10'h0000000011;
    din = 16'h222;
    repeat(10) begin
        wr_en = $random;
        @(negedge clk);
    end
    rd_en = 1;
    wr_en = 0;
    dout_en = 1;
    din = 16'h222;
    repeat(10) @(negedge clk);
    $stop;
end

```



```
1 vlib work
2 vlog assignment5q4.v
3 vsim -voptargs=+acc work.ram_ts
4 add wave*
5 run -all
6
```

q5

```

module fifo # ( parameter FIFO_WIDTH = 16 ,
                parameter FIFO_DEPTH = 512 )
( output reg full, empty,
  output reg [FIFO_WIDTH-1:0] dout_b,
  input [FIFO_WIDTH-1:0] din,
  input wen_a, ren_b, clk_a, clk_b, rst );
reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0] ;
reg [8:0] rd_ptr, wr_ptr, count;
always @(posedge clk_a) begin
    if (rst) begin
        wr_ptr <= 0;
        full <= 0;
        count <= 0;
    end
    else begin
        if ((wen_a) && (!full)) begin
            mem[wr_ptr] <= din;
            wr_ptr <= wr_ptr + 1;
            count <= count + 1;
        end
    end
    if (count == (FIFO_DEPTH-1))
        full <= 1;
    else
        full <= 0;
end
always @(posedge clk_b) begin
    if (rst) begin
        dout_b <= 0;
        rd_ptr <= 0;
        empty <= 0;
    end
    else begin
        if ((ren_b) && (!empty)) begin
            dout_b <= mem[rd_ptr];
            rd_ptr <= rd_ptr + 1;
            count <= count - 1;
        end
    end
    if (count == 0)
        empty <= 1;
    else
        empty <= 0;
end
endmodule

```

```


module fifo_ts ();
parameter FIFO_WIDTH_ts = 16 ;
parameter FIFO_DEPTH_ts = 512;
wire full,empty;
wire [FIFO_WIDTH_ts-1:0] dout_b;
reg [FIFO_WIDTH_ts-1:0] din;
reg wen_a,ren_b,clk,rst;

fifo #(.FIFO_WIDTH(FIFO_WIDTH_ts),.FIFO_DEPTH(FIFO_DEPTH_ts)) p (full,empty,dout_b,din,wen_a,ren_b,clk,clk,rst);

initial begin
    clk = 0;
    forever begin
        #1 clk = ~clk;
    end
end
initial begin
    rst = 1;
    @(negedge clk);
    rst = 0;
    wen_a = 1;
    ren_b = 0;
    repeat(10) begin
        din = $random;
        @(negedge clk);
    end
    wen_a = 0;
    ren_b = 1;
    repeat(10) begin
        din = $random;
        @(negedge clk);
    end
    $stop;
end
initial begin
    $monitor ("clk=%b rst=%b wen=%b ren=%b full=%b empty=%b din=%d dout=%d",clk,rst,wen_a,ren_b,full,empty,din,dout_b);
end

endmodule

```



```

1 vlib work
2 vlog assignment5q5.v
3 vsim -voptargs=+acc work.fifo_ts
4 add wave*
5 run -all
6

```

q6

```
reg [3:0] addfulladder_out;
reg [3:0] adderhalfadder_out;
reg [5:0] multiplier_out;

c_addsub_0 adder1 (
.A(a),          // input wire [2 : 0] A
.B(b),          // input wire [2 : 0] B
.C_IN(cin),     // input wire C_IN
.S(addfulladder_out) // output wire [3 : 0] S
);
c_addsub_1 adder2 (
.A(a), // input wire [2 : 0] A
.B(b), // input wire [2 : 0] B
.S(adderhalfadder_out) // output wire [3 : 0] S
);
mult_gen_0 multiplier (
.A(a), // input wire [2 : 0] A
.B(b), // input wire [2 : 0] B
.P(multiplier_out) // output wire [5 : 0] P
);
```