



- 1) ALSU is a logic unit that can perform logical, arithmetic, and shift operations on input ports
  - Input ports A and B have various operations that can take place depending on the value of the opcode.
  - Each input bit except for the clk and rst will be sampled at the rising edge before any
    processing so a D-FF is expected for each input bit at the design entry.
  - The output of the ALSU is registered and is available at the rising edge of the clock.



```
if (red_op_a)
          out_expected = &a;
          out_expected = a&b;
      if (red_op_b)
      out_expected = &b;
else
          out_expected = a&b;
opcode = 1;
    a = $random;
b = $random;
    red_op_a = $random;
red_op_b = $random;
   repeat (2) @(negedge clk);
      if (red_op_a)
          out_expected = ^a;
          out_expected = a^b;
      if (red_op_b)
          out_expected = ^b;
          out_expected = a^b;
opcode = 2;
red_op_a = 0;
red_op_b = 0;
   a = $random;
b = $random;
    cin = $random;
    repeat (2) @(negedge clk);
    out_expected = a+b+cin;
opcode = 3;
    a = $random;
    b = $random;
    repeat (2) @(negedge clk);
out_expected = a*b;
```







q2

```
module d_flipflop #(parameter N = 18 )
                  ( output reg [N-1:0] q,
                     input [N-1:0] d,
                     input clk,rstn);
always @(posedge clk) begin
     if (!rstn)
        q <= d;
endmodule
module add_sub #( parameter TYPE = "ADD", parameter M =19)
                ( output reg [M-1:0] result,
                  input [M-1:0] a,b);
    always @(*) begin
        if (TYPE == "ADD")
           result = a+b;
        else if (TYPE == "SUB")
           result = a-b;
endmodule
```

```
module multi ( output [47:0] out,
                input [18:0] x,
                input [17:0] y);
   assign out = x*y;
 endmodule
 module circuit ( output [47:0] p,
                  input [17:0] a,b,d,
                  input [47:0] c,
                  input clk,rstn);
wire [17:0] d_f,b_f,a_f1,a_f2;
wire [47:0] c_f1,c_f2,c_f3;
wire [18:0] w1,w1_f;
wire [47:0] w2,w2_f,w3;
d_flipflop #(18) d1 (d_f,d,clk,rstn);
d_flipflop #(18) d2 (b_f,b,clk,rstn);
add_sub #(.M(19)) a1 (w1,{1'b0,d_f},{1'b0,b_f});
d_flipflop #(19) d6 (w1_f,w1,clk,rstn);
d_flipflop #(18) d3 (a_f1,a,clk,rstn);
d_flipflop #(18) d4 (a_f2,a_f1,clk,rstn);
multi b1 (w2,w1_f,a_f2);
d_flipflop #(48) d7 (w2_f,w2,clk,rstn);
d_flipflop #(48) d5 (c_f1,c,clk,rstn);
d_flipflop #(48) d9 (c_f2,c_f1,clk,rstn);
d_flipflop #(48) d10 (c_f3,c_f2,clk,rstn);
add_sub #(.M(48)) a2 (w3,w2_f,c_f3);
d_flipflop #(48) d8 (p,w3,clk,rstn);
 endmodule
```

```
module circuit_ts ();
  wire [47:0] p;
 reg [17:0] a,b,d;
 reg [47:0] c;
 circuit r (p,a,b,d,c,clk,rstn);
     clk = 0;
     forever #1 clk = ~clk;
        a = \sup(0,7);
        b = $urandom_range(0,7);
        c = $urandom_range(0,7);
        d = $urandom_range(0,7);
        @(negedge clk);
     repeat (100) begin
        a = \sup(0,7);
        b = $urandom_range(0,7);
        c = $urandom_range(0,7);
        d = $urandom_range(0,7);
        @(negedge clk);
 $stop;
     $monitor ("clk=%b rstn=%b d=%d b=%d a=%d c=%d p=%d",clk,rstn,d,b,a,c,p);
  endmodule
                 Processes (Active) Type (filterec
                         Wave × assignment2.v
Project × sim × 1>
```

```
module TDM ( output reg [1:0] out,
             input [1:0] in0,in1,in2,in3,
           input clk,rst);
reg [1:0] counter;
always @(posedge clk , posedge rst) begin
    if (rst)
       counter <= 0;
    else
       counter <= counter + 2'b01;</pre>
always @(*) begin
  case (counter)
       2'b00 : out = in0;
       2'b01 : out = in1;
       2'b10 : out = in2;
       2'b11 : out = in3;
       default: out = 0;
end
endmodule
```

```
module TDM_ts ();
wire [1:0] out;
reg [1:0] in0,in1,in2,in3;
reg clk,rst;
TDM o (out,in0,in1,in2,in3,clk,rst);
    forever #1 clk = ~clk;
       in0 = $random;
       in1 = $random;
       in2 = $random;
       in3 = $random;
       @(negedge clk);
   rst = 0;
    repeat (100) begin
       in0 = $random;
       in1 = $random;
       in2 = $random;
       in3 = $random;
       @(negedge clk);
    $stop;
   $monitor ("clk=%b rst=%b in0=%b in1=%b in2=%b in3=%b out=%b",clk,rst,in0,in1,in2,in3,out);
 endmodule
```

