








- Download alu.sv, regfile.sv, imem.sv, dmem.sv and controller.sv from Blackboard
- Open a web browser and go to https://www.edaplayground.com/



Single-Cycle Datapath: R-Type




- Read from rs and rt
- Write ALUResult to register file
- Write to rd (instead of rt)





Control Unit: Main Decoder





Instruction	Op _{5:0}	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	ALUOp _{1:0}
R-type	000000	1	1	0	0	0	0	10
lw	100011	1	0	1	0	0	1	00
SW	101011	0	X	1	0	1	X	00



Testbench



 Copy the following testbench code to "testbench.sv" on the left

```
module testbench mips();
 logic clk;
 logic reset;
 mips dut (
    .iClk
                                   (clk),
    .iReset
                                   (reset)
  always
    begin
     clk = 1; #5; clk = 0; #5;
  initial begin
    $dumpfile("dump.vcd"); $dumpvars;
   reset = 0; #21;
    reset = 1; #10;
    reset = 0; #20;
    #10; $stop;
endmodule
```








Copy the following code to "design.sv" on the right

```
'include "alu.sv"
 `include "regfile.sv"
 include "imem.sv"
 'include "dmem.sv"
 'include "controller.sv"
module mips (
 input logic iClk,
  input logic iReset
  logic [31:0] ALU_ALUResult;
  logic [31:0] REG_SrcA;
logic [31:0] REG_WriteData;
  logic [31:0] IMEM_Inst;
logic [31:0] DMEM ReadData;
  logic [31:0] pc;
  logic CTL_RegWrite;
  logic CTL MemWrite;
  logic [2:0] CTL_ALUControl;
    .iA
                                                                   ({{16{IMEM_Inst[15]}}, IMEM_Inst[15:0]}), (CTL ALUCONTrol),
    .iB
                                                                   (ALU_ALUResult),
    .ozero
  regfile REG(
    .iRaddr1 (IMEM Inst[25:21]),
    .iRaddr2(IMEM Inst[20:16]),
    iwe
                                 (CTL_RegWrite),
(DMEM ReadData),
    .iWdata
     .oRdata1 (REG_SrcA),
     .oRdata2(REG_WriteData)
  imem IMEM (
    .iAddr
                                  (IMEM_Inst)
  dmem DMEM (
                                 (iClk),
(CTL MemWrite),
    .iClk
    .iWe
    iWdata
                                 (REG WriteData),
    .oRdata
                                 (DMEM ReadData)
  controller CTL(
                                                                   (IMEM_Inst[31:26]),
    .oRegWrite
                                 (CTL_RegWrite),
     .oMemWrite
                                 (CTL MemWrite),
     .oALUControl(CTL_ALUControl)
  always_ff@(posedge iClk, posedge iReset)
    if(iReset)
     pc <= 0;
    else
      pc <= pc + 4;
endmodule
```







- Click "+" right after "design.sv"
- Upload "alu.sv"
- Upload regfile.sv, imem.sv, dmem.sv, and controller.sv in the same way



Lab Assignment



- Modify SystemVerilog modules to implement the Rtype instructions
- Save and submit the link of your design to the Blackboard.
 - Click in the bottom window to copy the URL of your design.



