

# Computer Architecture

---



## Lab 10: Pipeline



# Getting Started

- Download alu.sv, regfile.sv, imem.sv, dmem.sv and controller.sv from Blackboard
- Open a web browser and go to <https://www.edaplayground.com/>

# Single-Cycle & Pipelined Datapath



# Pipelining Sample


```
logic [31:0] IMEM_InstF;  
logic [31:0] IMEM_InstD;
```

```
imem IMEM(  
    .iAddr      (pc),  
    .oRdata     (IMEM_InstF)  
);
```

```
always_ff@(posedge iClk, posedge iReset)  
    if(iReset) begin  
        IMEM_InstD <= 0;  
    end else begin  
        IMEM_InstD <= IMEM_InstF;  
    end
```

```
assign RtD = IMEM_InstD[20:16];  
assign RdD = IMEM_InstD[15:11];
```

# Pipelined Processor Control



- Same control unit as single-cycle processor
- Control delayed to proper pipeline stage

# Testbench

- Copy the following testbench code to “testbench.sv” on the left

```
module testbench_mips();
  logic clk;
  logic reset;

  mips dut(
    .iClk      (clk),
    .iReset    (reset)
  );

  always
  begin
    clk = 1; #5; clk = 0; #5;
  end

  initial begin
    $dumpfile("dump.vcd"); $dumpvars;
    reset = 0; #21;
    reset = 1; #10;
    reset = 0; #50;
    #10; $stop;
  end
endmodule
```

# Datapath

- Copy the following code to “design.sv” on the right

```

`include "alu.sv"
`include "regfile.sv"
`include "mem.sv"
`include "dmem.sv"
`include "controller.sv"

module mips(
    input logic iClk,
    input logic iReset
);

    logic [31:0] ALU_ALUResult;
    logic [31:0] REG_Zrca;
    logic [31:0] REG_WriteData;
    logic [31:0] IMEM_InstF;
    logic [31:0] DMEM_InstF;
    logic [31:0] DMEM_ReadData;
    logic [31:0] pc;
    logic [4:0] WriteReg;
    logic [31:0] SrcB;
    logic [31:0] Result;
    logic [15:0] SignImm;
    logic [4:0] Rf;
    logic [4:0] Rd;

    logic CTL_RegWrite;
    logic CTL_MemWrite;
    logic CTL_RegGet;
    logic CTL_ALUSrc;
    logic CTL_MemRead;
    logic [2:0] CTL_ALUControl;

    assign Rf = IMEM_InstD[20:16];
    assign Rd = DMEM_InstD[15:11];
    assign WriteReg = CTL_RegGet ? Rd : Rf;
    assign SignImm = ((16<IMEM_InstD[15:11]) ? IMEM_InstD[15:0]) :
    assign SrcB = CTL_ALUSrc ? SignImm : REG_WriteData;
    assign Result = CTL_MemRead ? DMEM_ReadData : ALU_ALUResult;

    alu ALU(
        .A (REG_Zrca),
        .B (SrcB),
        .F (CTL_ALUControl),
        .OY (ALU_ALUResult),
        .oZero ()
    );

    regfile REG(
        .iClk (iClk),
        .iReset (iReset),
        .iAddr1 (IMEM_InstD[25:21]),
        .iAddr2 (IMEM_InstD[20:16]),
        .iAddr (WriteReg),
        .iWe (CTL_RegWrite),
        .iWData (Result),
        .oRData1 (REG_Zrca),
        .oRData2 (REG_WriteData)
    );

    mem IMEM(
        .iAddr (pc),
        .oRData (IMEM_InstF)
    );

    dmem DMEM(
        .iClk (iClk),
        .iReset (iReset),
        .iWe (CTL_MemWrite),
        .iAddr (ALU_ALUResult),
        .iWData (REG_WriteData),
        .oRData (DMEM_ReadData)
    );

    controller CTL(
        .Op (IMEM_InstD[31:26]),
        .iRunc (IMEM_InstD[31:0]),
        .oRegWrite (CTL_RegWrite),
        .oMemWrite (CTL_MemWrite),
        .oRegGet (CTL_RegGet),
        .oALUSrc (CTL_ALUSrc),
        .oMemRead (CTL_MemRead),
        .oALUControl (CTL_ALUControl)
    );

    always_ffs @(posedge iClk, posedge iReset)
    if(iReset)
        pc <= 0;
    else
        pc <= pc + 4;

    always_ffs @(posedge iClk, posedge iReset)
    if(iReset) begin
        IMEM_InstD <= 0;
    end else begin
        IMEM_InstD <= IMEM_InstF;
    end
end
endmodule


```

# Building Blocks

- Click "+" right after "design.sv"
- Upload "alu.sv"
- Upload regfile.sv, imem.sv, dmem.sv, and controller.sv in the same way



# Lab Assignment

- Finish the implementation of the datapath module
- Save and submit the link of your design to the Blackboard.
  - Click  in the bottom window to copy the URL of your design.

# Expected Result

