

Computer Architecture

Lab 1: MIPS Assembly 1



Getting Started

- Open a web browser and go to <https://dannyqiu.me/mips-interpreter/>

MIPS Interpreter

Input your MIPS code here:

```

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16

```

Reset

Stop

CPU: 32 Hz

```

[line 17]: sw $t0, 4($t1)
[line 18]: addiu $a0, $a0, 1
[line 20]: j for
[line 11]: beq $a0, $t0, done
[line 15]: addiu $a1, $a1, 4 (Delay Slot)

```

No more instructions to run! Press Reset to reload the code!

Features

- Reset to load the code, Step one instruction, or Run all instructions
- Set a breakpoint by clicking on the line number (only for Run)
- View registers on the right, memory on the bottom of this page
- A Delay slot is used for all jumps/branches. Branch offset addresses are relative to the delay slot instruction.

Supported Instructions

- Immediate Arithmetic: ADDIU, ANDI, ORI, XORI, SLTI, SLTIU
- Register Arithmetic: ADDU, SUBU, AND, OR, XOR, NOR, SLT, SLTU
- Move: MOVW, MOVZ
- Shifts: SLL, SRL, SRA, SLLV, SRLV, SRAV
- Immediate Load: LUI
- Control: J, JR, JAL, JALR, BEQ, BNE, BLEZ, BGTZ, BLTZ, BGEZ
- Memory: LW, LB, LBU, SW, SB

MIPS Reference: [mips_v02.pdf](#)

Init Value	Register	Decimal	Hex	Binary
0	\$0 (\$zero)	0	0x00000000	0x00000000000000000000000000000000
0	\$1 (\$at)	0	0x00000000	0x00000000000000000000000000000000
0	\$2 (\$v0)	0	0x00000000	0x00000000000000000000000000000000
0	\$3 (\$v1)	0	0x00000000	0x00000000000000000000000000000000
0	\$4 (\$a0)	0	0x00000000	0x00000000000000000000000000000000
0	\$5 (\$a1)	0	0x00000000	0x00000000000000000000000000000000
0	\$6 (\$a2)	0	0x00000000	0x00000000000000000000000000000000
0	\$7 (\$a3)	0	0x00000000	0x00000000000000000000000000000000
10	\$8 (\$t0)	10	0x0000000a	0x000000000000000000000000000001010
21	\$9 (\$t1)	21	0x00000015	0x0000000000000000000000000000010101
84	\$10 (\$t2)	84	0x00000052	0x000000000000000000000000000001001010
65	\$11 (\$t3)	65	0x00000041	0x0000000000000000000000000000010111
0	\$12 (\$t4)	0	0x00000000	0x00000000000000000000000000000000
0	\$13 (\$t5)	0	0x00000000	0x00000000000000000000000000000000
0	\$14 (\$t6)	0	0x00000000	0x00000000000000000000000000000000
0	\$15 (\$t7)	0	0x00000000	0x00000000000000000000000000000000
10	\$16 (\$t8)	10	0x0000000a	0x000000000000000000000000000001010
38	\$17 (\$t9)	38	0x00000026	0x00000000000000000000000000000100100
0	\$18 (\$t2)	0	0x00000000	0x00000000000000000000000000000000
0	\$19 (\$t3)	0	0x00000000	0x00000000000000000000000000000000
0	\$20 (\$t4)	0	0x00000000	0x00000000000000000000000000000000
0	\$21 (\$t5)	0	0x00000000	0x00000000000000000000000000000000
0	\$22 (\$t6)	0	0x00000000	0x00000000000000000000000000000000
0	\$23 (\$t7)	0	0x00000000	0x00000000000000000000000000000000
0	\$24 (\$t8)	0	0x00000000	0x00000000000000000000000000000000
0	\$25 (\$t9)	0	0x00000000	0x00000000000000000000000000000000
0	\$26 (\$t0)	0	0x00000000	0x00000000000000000000000000000000
0	\$27 (\$t1)	0	0x00000000	0x00000000000000000000000000000000
0	\$28 (\$t2)	0	0x00000000	0x00000000000000000000000000000000
0	\$29 (\$t3)	0	0x00000000	0x00000000000000000000000000000000
0	\$30 (\$t4)	0	0x00000000	0x00000000000000000000000000000000
0	\$31 (\$t5)	0	0x00000000	0x00000000000000000000000000000000

Memory Address 0x00000000

Go

Download!

Memory Address	Decimal	Hex	Binary
0x00000000	1	0x00000001	0x00000000000000000000000000000001
0x00000004	1	0x00000001	0x00000000000000000000000000000001
0x00000008	2	0x00000002	0x000000000000000000000000000000010
0x0000000c	3	0x00000003	0x000000000000000000000000000000011
0x00000010	5	0x00000005	0x0000000000000000000000000000000101
0x00000014	8	0x00000008	0x00000000000000000000000000000001000
0x00000018	13	0x0000000d	0x00000000000000000000000000000001011
0x0000001c	21	0x00000015	0x0000000000000000000000000000010101
0x00000020	34	0x00000022	0x0000000000000000000000000000010010
0x00000024	65	0x00000041	0x0000000000000000000000000000010111

Lab 1-1

- Copy and paste the code on the right to the code area.
- Note
 - Add "nop" instruction after every jump/branch instruction (delay slot)
- Click "Reset"
- Click "Step" and observe the changes of the registers

```
main:
addiu $s0, $0, 0
addiu $t0, $0, 10

for:
beq $s0, $t0, done
nop
addiu $s0, $s0, 1
j for
nop

done:
```

Lab Assignment

- Write MIPS assembly code to perform modular operation.
- Two inputs are stored in \$s0 and \$s1, and the output is stored in \$s2.
 - $\$s2 = \$s0 \% \$s1$
- Inputs and output are unsigned integers.
- Submit your source code to Blackboard.

Expected Result

MIPS Interpreter

Input your MIPS code here:

Input

```

1  main:
2  addiu $s0, $0, 10
3  addiu $s1, $0, 3
4
5
6
7
8
9
10
11
12
13
14  done:
15
16
17

```

Reset

Stop

CPU: 32 Hz ▼

Output

No more instructions to run! Press *Reset* to reload the code!

Init Value	Register	Decimal	Hex	Binary
0	\$0 (\$zero)	0	0x00000000	0b00000000000000000000000000000000
0	\$1 (\$at)	0	0x00000000	0b00000000000000000000000000000000
0	\$2 (\$v0)	0	0x00000000	0b00000000000000000000000000000000
0	\$3 (\$v1)	0	0x00000000	0b00000000000000000000000000000000
0	\$4 (\$a0)	0	0x00000000	0b00000000000000000000000000000000
0	\$5 (\$a1)	0	0x00000000	0b00000000000000000000000000000000
0	\$6 (\$a2)	0	0x00000000	0b00000000000000000000000000000000
0	\$7 (\$a3)	0	0x00000000	0b00000000000000000000000000000000
0	\$8 (\$t0)	1	0x00000001	0b00000000000000000000000000000001
0	\$9 (\$t1)	0	0x00000000	0b00000000000000000000000000000000
0	\$10 (\$t2)	0	0x00000000	0b00000000000000000000000000000000
0	\$11 (\$t3)	0	0x00000000	0b00000000000000000000000000000000
0	\$12 (\$t4)	0	0x00000000	0b00000000000000000000000000000000
0	\$13 (\$t5)	0	0x00000000	0b00000000000000000000000000000000
0	\$14 (\$t6)	0	0x00000000	0b00000000000000000000000000000000
0	\$15 (\$t7)	0	0x00000000	0b00000000000000000000000000000000
0	\$16 (\$s0)	10	0x0000000a	0b00000000000000000000000000001010
0	\$17 (\$s1)	3	0x00000003	0b00000000000000000000000000000011
0	\$18 (\$s2)	1	0x00000001	0b00000000000000000000000000000001
0	\$19 (\$s3)	0	0x00000000	0b00000000000000000000000000000000