







- Open a web browser and go to https://www.edaplayground.com/
- · Create an account with your university email







General Structure:

```
always @(sensitivity list)
  statement;
```

Whenever the event in sensitivity list occurs, statement is executed




Combinational Logic using always



This hardware could be described with assign statements using fewer lines of code, so it's better to use assign statements in this case.








Statements that must be inside always statements:

```
-if / else
 -case, casez
// combinational logic using an always statement
module mux(input logic a, b, s
            output logic y);
  always comb // always @ (a, b, s) in Verilog
    if(s)
     v = a;
    else
     y = b;
endmodule
```








```
module sevenseg(input logic [3:0] data,
                output logic [6:0] segments);
  always comb
    case (data)
      //
                             abc defq
      0: segments =
                          7'b111 1110;
      1: segments =
                          7'b011 0000;
      2: segments =
                          7'b110 1101;
                          7'b111 1001;
      3: segments =
      4: segments =
                       7'b011 0011;
                          7'b101 1011;
      5: segments =
      6: segments =
                          7'b101 1111;
                       7'b111 0000;
      7: segments =
      8: segments =
                     7'b111 1111;
      9: segments =
                       7'b111 0011;
      default: segments = 7'b000 0000; // required
    endcase
endmodule
```




Combinational Logic using casez












 Copy and paste the following code to the left top window (testbench.sv)

```
module testbench4();
  logic [3:0] in;
  logic [1:0] out;
  // instantiate device under test
  priority_casez dut(in, out);

initial begin
    $dumpfile("dump.vcd"); $dumpvars;
    in = 4'b1101; #20;
    in = 4'b0111; #20;
    in = 4'b0010; #20;
    in = 4'b0000; #20;
    end
endmodule
```







 Copy and paste the following code to the right top window (design.sv)



Lab 4-1 (cont'd)




- Select "Synopsys VCS 2021.09" in Tools & Simulators
- Check "Open EPWave after run"
- Click "Run" on the top menu









Lab Assignment



- Write a SystemVerilog code to implement the ALU
 - Its functionality is given in the table on the right.
 - Additional requirement: the ALU should generate a signal that indicates whether the result is zero or not
- The ALU has the following inputs and outputs
 - iA (32 bits): source operand 1
 - iB (32 bits): source operand 2
 - iF (3 bits): control signal
 - oY (32 bits): result
 - oZero (1 bit): 1 if oY==0, 0 otherwise
- Use the testbench in the following slide
- Save and submit the link of your design to the Blackboard.
 - Click in the bottom window to copy the URL of your design.

iF _{2:0}	Function
000	iA & iB
001	iA iB
010	iA + iB
011	not used
100	iA & ∼iB
101	iA ~iB
110	iA – iB
111	SLT



Testbench for ALU



```
module testbench_alu();
 logic [31:0] a, b, y;
 logic [2:0] f;
 logic zero;
 logic result;
 alu dut(
    .iA (a),
   .iB (b),
   .iF (f),
    .oY (y),
    .oZero (zero)
 initial begin
    $dumpfile("dump.vcd"); $dumpvars;
   result = 1'b1;
    a = 32'h1234_5678; b = 32'h0000_fffff; f=3'b000; #10;
    if(y!=32'h0000_5678) begin $display("000 failed."); result=1'b0; end
    a = 32'h1234 5678; b = 32'h0000 fffff; f=3'b001; #10;
    if(y!=32'h1234_fffff) begin $display("001 failed."); result=1'b0; end
    a = 32'h1234 5678; b = 32'h1111 2222; f=3'b010; #10;
    if(y!=32'h2345_789a) begin $display("010 failed."); result=1'b0; end
    a = 32'h1234_5678; b = 32'h0000_fffff; f=3'b100; #10;
    if(y!=32'h1234_0000) begin $display("100 failed."); result=1'b0; end
    a = 32'h1234_5678; b = 32'h0000_fffff; f=3'b101; #10;
   if(y!=32'hfffff 5678) begin $display("101 failed."); result=1'b0; end
    a = 32'h1234_5678; b = 32'h1111_2222; f=3'b110; #10;
   if(y!=32'h0123 3456) begin $display("110 failed."); result=1'b0; end
    a = 32'h0000 5678; b = 32'h0000 fffff; f=3'b111; #10;
    if(y!=32'h0000_0001) begin $display("111 failed."); result=1'b0; end
    a = 32'h0000 0000; b = 32'h0000 0000; f=3'b000; #10;
    if(zero!=1) begin $display("zero failed."); result=1'b0; end
    if(result) $display("SUCCESS!");
                                    $display("FAILURE!");
   else
 end
endmodule
```