









- Download alu.sv, regfile.sv, imem.sv, dmem.sv and controller.sv from Blackboard
- Open a web browser and go to https://www.edaplayground.com/




Single-Cycle & Pipelined Datapath














```
logic [31:0] IMEM InstF;
 logic [31:0] IMEM InstD;
 imem IMEM (
   .iAddr
                  (pc),
                  (IMEM InstF)
   .oRdata
 );
 always ff@(posedge iClk, posedge iReset)
   if(iReset) begin
     IMEM InstD <= 0;</pre>
   end else begin
     IMEM InstD <= IMEM InstF;</pre>
   end
assign RtD = IMEM InstD[20:16];
assign RdD = IMEM InstD[15:11];
```



Pipelined Processor Control





- Same control unit as single-cycle processor
- Control delayed to proper pipeline stage



Testbench



 Copy the following testbench code to "testbench.sv" on the left

```
module testbench mips();
 logic clk;
 logic reset;
 mips dut (
    .iClk
                                   (clk),
    .iReset
                                   (reset)
  always
    begin
     clk = 1; #5; clk = 0; #5;
  initial begin
    $dumpfile("dump.vcd"); $dumpvars;
   reset = 0; #21;
    reset = 1; #10;
    reset = 0; #50;
    #10; $stop;
endmodule
```








Copy the following code to "design.sv" on the right

```
'include "alu.sv"
'include "regfile.sv"
'include "imem.sv"
'include "dmem.sv"
'include "controller.sv"
module mips (
input logic iClk,
input logic iReset
     logic [31:0] ALU ALUResulty
logic [31:0] REG SrcA;
logic [31:0] REG Writchta;
logic [31:0] IMEM InstP;
logic [31:0] IMEM InstP;
logic [31:0] IMEM, ReadData;
logic [31:0] DeM, ReadData;
logic [31:0] pc;
logic [31:0] pc;
       assign Rt = 1MEM_InstD[20:16];
assign Md = 1MEM_InstD[15:11];
assign Md = 1MEM_InstD[15:11]; Md : Rt;
assign SignInst = (10E[MEM_InstD[15]); MEM_InstD[15:0]);
assign Secbl = CTL_ALDStc? SignInst : REC_MuticData;
assign Result = CTL_MemcRoder / IMEM_RosdInst : ALU_ALDResult;
                                                                                                                                                                       (CTL RegNrite),
(CTL MenWrite),
(CTL RegDst),
(CTL ALUSrc),
(CTL MentoReg),
                             end else begin

IMEM_InstD <= IMEM_InstF;

end
```







- Click "+" right after "design.sv"
- Upload "alu.sv"
- Upload regfile.sv, imem.sv, dmem.sv, and controller.sv in the same way



Lab Assignment



- Finish the implementation of the datapath module
- Save and submit the link of your design to the Blackboard.
 - Click in the bottom window to copy the URL of your design.



