{"payload":{"header_redesign_enabled":false,"results":[{"id":"612066","archived":false,"color":"#adb2cb","followers":3,"has_funding_file":false,"hl_name":"bif/FPGA-Calculator","hl_trunc_description":"implement a siple Caldulator on an Altera Stratix EP1S25F672C6","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":612066,"name":"FPGA-Calculator","owner_id":244783,"owner_login":"bif","updated_at":"2010-06-10T12:08:31.000Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":54,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Abif%252FFPGA-Calculator%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/bif/FPGA-Calculator/star":{"post":"X-gC9ZblYp8pLC3eRgLI0ZiTUWrcbO5lQnhyxQ-qQo12TK-3jmgkRyqm-bMPrBFwlrCF66lJojpr9u9jmfFN_w"},"/bif/FPGA-Calculator/unstar":{"post":"UrZ60RUOysjg92RgT9LLrqfqJ9PHvZx66iQnApNoh4vl68Wtkl5lzetXlNGFSTzf2xn-AworLRKddivlPx9nHw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"F0CK4HLDemaFUTBjW1pFnAFHrwC81CoLTKjv7D6rP_akfIje8wVKZQ5qX_lOXmQElVeD5lToxt-ZoZ49zJNx-Q"}}},"title":"Repository search results"}