Domain-Specific Accelerator

Bi-Fan Liu




- Personal Project
 - Transitioning neural network computations from software to hardware
 - Introduction
 - Goal
 - System Architecture (32-bits RISC-V Architecture)
 - Dcache Architecture
 - Original Neural Network Evaluate C code
 - Neural Network Computation Implemented in Hardware
 - Result



- Personal Project
 - Transitioning neural network computations from software to hardware
 - Introduction
 - Goal
 - System Architecture (32-bits RISC-V Architecture)
 - Dcache Architecture
 - Original Neural Network Evaluate C code
 - Neural Network Computation Implemented in Hardware
 - Result

Hand-Written Character Recognition

- We will use a multi-layer perceptrons (MLP) for hand-written character recognition
 - The MLP has 3 layers with 784, 48, 10 neurons in each layer
- The neural network weights (i.e. the program) is trained by the MNIST dataset:
 - Each image has 28×28 pixels



MLP Layer Design for MNIST Data



- Since the MLP has 1D input layer, we must convert 2D image input to 1D input:
 - Using the scanline order to do the conversion: $R^{28\times28} \rightarrow R^{784\times1}$
 - Therefore, we need 784 input neurons
- The output layer shows the "likelihood" of each digits
 - A reasonable choice is to use 10 output neurons
 - The maximal neuron gives us the most likely digit in the image
- The # of hidden layer neurons is a tough choice
 - A tradeoff between accuracy and complexity
 - Can be chosen by trial-and-err†




- Personal Project
 - Transitioning neural network computations from software to hardware
 - Introduction
 - Goal
 - System Architecture (32-bits RISC-V Architecture)
 - Dcache Architecture
 - Original Neural Network Evaluate C code
 - Neural Network Computation Implemented in Hardware
 - Result

Goal



- In this Project, integrate a domain-specific accelerator (DSA) to Aquila (a RISC-V Architecture Core) to improve the speed of an MLP neural network
- Add a vector floating-point HW IP by Xilinx into the Aquila SoC
- Learn how to communicate with Dcache
- Use FPGA for circuit development and ILA for circuit debugging




Use Software Evaluate Result




- Personal Project
 - Transitioning neural network computations from software to hardware
 - Introduction
 - Goal
 - System Architecture (32-bits RISC-V Architecture)
 - Dcache Architecture
 - Original Neural Network Evaluate C code
 - Neural Network Computation Implemented in Hardware
 - Result

System Architecture



Aquila Core






- Personal Project
 - Transitioning neural network computations from software to hardware
 - Introduction
 - Goal
 - System Architecture (32-bits RISC-V Architecture)
 - D Cache Architecture
 - Original Neural Network Evaluate C code
 - Neural Network Computation Implemented in Hardware
 - Result


Cache Types




32-bits RISC-V Core
4-way associative cache
Cache Size = 8KB
line size = 128bits
of line is 128

Format









- Personal Project
 - Transitioning neural network computations from software to hardware
 - Introduction
 - Goal
 - System Architecture (32-bits RISC-V Architecture)
 - D Cache Architecture
 - Original Neural Network Evaluate C code
 - Neural Network Computation Implemented in Hardware
 - Result


Neural Network Struct

```
typedef struct NeuroNet
   float *neurons; // Array that stores all the neuron values.
                            // Array that store all the weights & biases.
   float *weights;
   float **previous neurons; // Pointers to the previous-layer neurons.
   float **forward weights; // Pointers to the weights & bias.
   int n_neurons[MAX_LAYERS]; // The # of neurons in each layer.
   int total_layers;  // The total # of layers.
   int total neurons;  // The total # of neurons.
   int total weights;  // The total # of weights.
   float *output;
                            // Pointer to the neurons of the output layer.
  NeuroNet;
```

Neural Network Eval C Code

```
int neuronet_eval(NeuroNet *nn, float *images)
    float inner product, max;
   float *p_neuron, *p_weight;
   int idx, layer_idx, neuron_idx, max_idx;
   // Forward computations
   neuron idx = nn->n neurons[0];
   for (layer idx = 1; layer idx < nn->total layers; layer idx++)
        for (idx = 0; idx < nn->n neurons[layer idx]; idx++, neuron idx++)
           // 'p_weight' points to the first forward weight of a layer.
           p_weight = nn->forward_weights[neuron_idx];
           inner_product = 0.0;
           // Loop over all forward-connected neural links.
           p_neuron = nn->previous_neurons[neuron_idx];
            for (int jdx = 0; jdx < nn->n_neurons[layer_idx-1]; jdx++)
                inner product += (*p neuron++) * (*p weight++);
           inner product += *(p weight); // The last weight of a neuron is the bias.
           nn->neurons[neuron_idx] = relu(inner_product); /* relu(x) = x < 0.0 ? 0.0 : x; */</pre>
   // Return the index to the maximal neuron value of the output layer.
   max = -1.0, max idx = 0;
   for (idx = 0; idx < nn->n neurons[nn->total layers-1]; idx++)
       if (max < nn->output[idx])
           max idx = idx;
           max = nn->output[idx];
   return max idx;
```

Neural Network Eval UML





- Personal Project
 - Transitioning neural network computations from software to hardware
 - Introduction
 - Goal
 - System Architecture (32-bits RISC-V Architecture)
 - D Cache Architecture
 - Original Neural Network Evaluate C code
 - Neural Network Computation Implemented in Hardware
 - Result

Set Trigger Function to Linker script

- Set code ram origin address and length
- Set data ram origin address and length
- Place the trigger function at the beginning of code ram
- Set Entry point
 - Entry point will execute main function

```
stack_size = 0x800;
 heap size = 0x200000;
    code_ram (rx!rw) : ORIGIN = 0x80001000, LENGTH = 0x10000
   data_ram (rw!x) : ORIGIN = 0x80011000, LENGTH = 0x310000
ENTRY(crt0)
SECTIONS
    .my_section :
        *(.acceleration_circuit)
    } > code_ram
    .text :
        *(.text*)
   } > code_ram
    .data :
                    Trigger Function Address
        *(.data)
        *(.bss)
        *(.rodata*)
    } > data ram
    .heap : ALIGN(0x10)
       __heap_start = .;
        . += __heap_size;
   } > data ram
    .stack : ALIGN(0x10)
       . += __stack_size;
       __stack_top = .;
        __freertos_irq_stack_top = .;
    } > data ram
```

Set Trigger Function in Software


• Set trigger function in software

- Use assembly code to set end point in the register file
- Write assembly code to initialize the address of the struct NeuronNet and save it to a register file
- Busy Waiting until acceleration circuit done

```
// trigger function
volatile int __attribute__
((section (".acceleration_cirtuit")))
neuronet_eval_hardware(NeuroNet *nn, float *images);
```


```
: neuronet eval hardware(NeuroNet *nn, float *images){
s0 register file addr is 8 use
s1 register file addr is 9
a1 register file addr is 11
int max idx;
                                                                  Net address save to a1
asm volatile ("addi a2, x0, 0");
asm volatile ("mv a1, %0": : "r" (nn)); /* address for nn */
    asm volatile ("mv %0, a2": "=r" (max idx) );
while(!max idx);
return max idx-1;
```


Acceleration Circuit Architecture




Synchronize Between Dcache and evaluate







Waveform]



Initial counter is all equal four






Weight Initial address last value is 0 so offset is 0








Neurons Initial address last value is c so offset is 3




Waveform






Waveform








D Cache is starting read weight data



Waveform



Deache is reading



Because w_p_ctr != 0 && n_p_ctr != 0 so the evaluate can be made



- Personal Project
 - Transitioning neural network computations from software to hardware
 - Introduction
 - Goal
 - System Architecture (32-bits RISC-V Architecture)
 - D Cache Architecture
 - Original Neural Network Evaluate C code
 - Neural Network Computation Implemented in Hardware
 - Result

Result

Use software

The Aquila SoC is readg.

Haiting for an ELF file to be sent from the UART ...

Program entry point at 0x800020B8, size = 0xA448.

(1) Reading the test images, labels, and neural weights.

It took 5282 msec to read files from the SD card.

(2) Perform the hand-written digits recognition test.

Here, we use a 3-layer 784-48-10 MLP neural metwork model.

Begin computing ... tested 100 images. The accuracy is 85.00%

It took 22170 msec to perform the test.

• Ten times difference

Use hardware

The Aquila SoC is ready.
Haiting for an ELF file to be sent from the UART ...

Program entry point at 0x800020B8, size = 0xA448.

(1) Reading the test images, labels, and neural weights.

It took 5282 msec to read files from the SD card.

(2) Perform the hand-written digits recognition test.

Here, we use a 3-layer 784-48-10 MLP neural network model.

Begin computing ... tested 100 images. The accuracy is 85.00%

It took 2148 msec to perform the test.

Thank you for your time

Bi-Fan Liu