

# FLEXRAN 5G NR FPGA OFFLOAD

Ran Zhang

Oct, 2018

NPG Network Compute Division/ Wireless Access Network Division

## Legal Notices/disclaimer

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at intel.com, or from the OEM or retailer.

No computer system can be absolutely secure.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors.

Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit http://www.intel.com/performance.

Tests document performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. Consult other sources of information to evaluate performance as you consider your purchase. For more complete information about performance and benchmark results, visit <a href="http://www.intel.com/performance">http://www.intel.com/performance</a>.

Cost reduction scenarios described are intended as examples of how a given Intel- based product, in the specified circumstances and configurations, may affect future costs and provide cost savings. Circumstances will vary. Intel does not guarantee any costs or cost reduction.

Results have been estimated or simulated using internal Intel analysis or architecture simulation or modeling, and provided to you for informational purposes. Any differences in your system hardware, software or configuration may affect your actual performance.

Intel does not control or audit third-party benchmark data or the web sites referenced in this document. You should visit the referenced web site and confirm whether referenced data are accurate.


Intel, the Intel logo and others are trademarks of Intel Corporation in the U.S. and/or other countries. \*Other names and brands may be claimed as the property of others.

© 2018 Intel Corporation.

## Agenda


- SYSTEM ARCHITECTURE
- FEC FPGA ARCHITECTURE AND PROCESSING
- FRONT HAUL FPGA ARCHITECTURE AND PROCESSING

### SYSTEM ARCHITECTURE



- Two FPGA cards
  - Front Hual
  - FEC
- Connection to IA by 8x PCIe interface
- Connection to Thrid-Party RF by ETH

### FEC PCIE DMA INTERFACE




- Avalon-MM DMA interface
- Single-Channel DMA
- 8x bandwidth, support read/write simultaneously with maximum 47Gbps
- 256 bit and 250MHz clock

SW PCIE/FPGA

 $TX_DMA = DMA READ$ 


RX\_DMA = DMA WRITE

### FEC TX ARCHITECTURE




- 66RB\*12SC\*11Symbols\*256QAM\*4L ayers\*3Sectors
- Control information and TX TB data are in one <u>TB package</u> for each TB
- Block Function
  - TB CRC
  - Code Block Segment
  - CB CRC
  - LDPC Encoder
  - LDPC Rate Match
- Each sector has separate buffer space
- None DMA buffer is pingpong buffer

## TX FEC Processing Pipeline




- TB level processing
- Pipeline based on code block
- Processing timing target is 50% of slot time

### FEC RX ARCHITECTURE WITHOUT HARQ




- 66RB\*12SC\*11Symbols\*6QAM\*8LLRbits\*2Lay ers\*3Sectors
- Block Function
  - De-RateMatch
  - LDPC Decoder
  - De-CodeBlock Segement
  - CB CRC
  - TB CRC
- 2 decoder core pingpong working for each link
- PingPang buffer at Output side

### FEC RX ARCHITECTURE WITH HARQ




- HARQ combine and external Memory interface are added
- High speed external memory
- HARQ function based on code block

## **RX Processing Pipeline**



- Code Block Level processing
- Pipeline based on code block
- Processing timing target is ~80% of slot time at 8 iteration

### FRONTHAUL FPGA ARCHITECTURE



#### **FH Function**

- FFT/IFFT and CP Insert/remove
- Timing synchronization
- PRACH RX front processing
- QSFP and PCIE interface

## 40Gbps Ethernet in QSFP Interface

1 Ethernet Packet contain data for 1 Sector & 1 Antenna & 1 Symbol

CP=136 -> Ethernet Packet length 4672 Bytes

CP=72 -> Ethernet Packet length 4416 Bytes

#### Ethernet Frame ---->

DA (047)	SA (047)	T/L (015)	0.0	Reserved (0213)		Mod Sym Cnt (013)	Fram Num (012	n N	SF Num (03)	TID (01)	AID (02)	CID (01)	Sym Num (03)	IQ Data
								<b>↓</b>						


- Control information is embedded in Ethernet Packet
- Plan move to standard specification (xRAN, 1914.3, .etc)

## Timing synchronization

- Input 1PPS and 10MHz from external source
- Slot/Subframe/Frame number generation to IA
- Align 1PPS and adjust start point of transmission

## PRACH FrontEnd Processing

- LTE like PRACH format: Long sequence format
- New Format in NR: A1, A2, A3, B1, B2, B3, B4, C0, C2



# Backup




# TX FEC TB package format


3	1 30	0	29 28	3 2	7	26	25	24	23	22	21	20	19	18	8 17	16	1	15 1	4 13	12	11	1	.0 9	8	3	7 6	5	5	4	3	2	1	0
	sector id PDUSize( control+p											payload size + Valid word)in multiple of 32 bits PktType											ype										
	PDUIdx SlotNi									lotNu	ım			Subfra	ameNur	n						Syst	<mark>em F</mark>	rame	Numl	ber							
	codeBlockNum TB flag																		TB size	in Byt	:e												
	Kp in Byte																	Fil	l Bit										Qm				
BG		il	.S		lif	ftingS	SizeInd	ex						NDI	rv	idx	Parity Check Matrix row Num Gamma								na								
	EO																					E1											
	Reserved for furture																																
	Reserved for tu													urture																			
															F	ayload	Bits	5															
	Payload bits											Padding Bits( 8,16 or 24 bits)																					



## RX FEC Symbol package format



### Terasic DE5a-Net board



### TR10a-HL board

