



FLEXRAN 5G NR FPGA OFFLOAD

Ran Zhang

Oct, 2018

NPG Network Compute Division/ Wireless Access Network Division

Intel Confidential

Legal Notices/disclaimer

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at intel.com, or from the OEM or retailer.

No computer system can be absolutely secure.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors.

Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit <http://www.intel.com/performance>.

Tests document performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. Consult other sources of information to evaluate performance as you consider your purchase. For more complete information about performance and benchmark results, visit <http://www.intel.com/performance>.

Cost reduction scenarios described are intended as examples of how a given Intel- based product, in the specified circumstances and configurations, may affect future costs and provide cost savings. Circumstances will vary. Intel does not guarantee any costs or cost reduction.

Results have been estimated or simulated using internal Intel analysis or architecture simulation or modeling, and provided to you for informational purposes. Any differences in your system hardware, software or configuration may affect your actual performance.

Intel does not control or audit third-party benchmark data or the web sites referenced in this document. You should visit the referenced web site and confirm whether referenced data are accurate.


Intel, the Intel logo and others are trademarks of Intel Corporation in the U.S. and/or other countries. *Other names and brands may be claimed as the property of others.

© 2018 Intel Corporation.

Agenda


- SYSTEM ARCHITECTURE
- FEC FPGA ARCHITECTURE AND PROCESSING
- FRONT HAUL FPGA ARCHITECTURE AND PROCESSING

SYSTEM ARCHITECTURE



- Two FPGA cards
 - Front Haul
 - FEC
- Connection to IA by 8x PCIe interface
- Connection to Thrid-Party RF by ETH


FEC PCIE DMA INTERFACE



- Avalon-MM DMA interface
- Single-Channel DMA
- 8x bandwidth, support read/write simultaneously with maximum 47Gbps
- 256 bit and 250MHz clock


SW		PCIE/FPGA
TX_DMA	=	DMA READ
RX_DMA	=	DMA WRITE

FEC TX ARCHITECTURE




- 66RB*12SC*11Symbols*256QAM*4L ayers*3Sectors
- Control information and TX TB data are in one TB package for each TB
- Block Function
 - TB CRC
 - Code Block Segment
 - CB CRC
 - LDPC Encoder
 - LDPC Rate Match
- Each sector has separate buffer space
- None DMA buffer is pingpong buffer

TX FEC Processing Pipeline




- TB level processing
- Pipeline based on code block
- Processing timing target is 50% of slot time

FEC RX ARCHITECTURE WITHOUT HARQ




- $66RB * 12SC * 11Symbols * 6QAM * 8LLRbits * 2Layers * 3Sectors$
- Block Function
 - De-RateMatch
 - LDPC Decoder
 - De-CodeBlock Segement
 - CB CRC
 - TB CRC
- 2 decoder core pingpong working for each link
- PingPang buffer at Output side

FEC RX ARCHITECTURE WITH HARQ




- HARQ combine and external Memory interface are added
- High speed external memory
- HARQ function based on code block

RX Processing Pipeline



- Code Block Level processing
- Pipeline based on code block
- Processing timing target is ~80% of slot time at 8 iteration

FRONTHAUL FPGA ARCHITECTURE



- FH Function

- FFT/IFFT and CP Insert/remove
- Timing synchronization
- PRACH RX front processing
- QSFP and PCIE interface


40Gbps Ethernet in QSFP Interface

- 1 Ethernet Packet contain data for 1 Sector & 1 Antenna & 1 Symbol

CP=136 -> Ethernet Packet length 4672 Bytes

CP=72 -> Ethernet Packet length 4416 Bytes

Ethernet Frame ----->




- Control information is embedded in Ethernet Packet
- Plan move to standard specification (xRAN, 1914.3, .etc)

Timing synchronization

- Input 1PPS and 10MHz from external source
- Slot/Subframe/Frame number generation to IA
- Align 1PPS and adjust start point of transmission

PRACH FrontEnd Processing

- LTE like PRACH format: Long sequence format
- New Format in NR: A1, A2, A3, B1, B2, B3, B4, C0, C2



Backup

TX FEC TB package format


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
		sector id						PDUSize(control+payload size + Valid word)in multiple of 32 bits																	PktType										
		PDUIdx								SlotNum				SubframeNum						System Frame Number															
codeBlockNum												TB flag				TB size in Byte																			
		Kp in Byte														Fill Bit																Qm			
BG	iLS					liftingSizeIndex											NDI	rv idx						Parity Check Matrix row Num						Gamma					
E0															E1																				
Reserved for furture																																			
.....Payload Bits.....																																			
.....Payload bits.....																Padding Bits(8,16 or 24 bits)																			



RX FEC Symbol package format

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
		sector id									PDUSize(control+payload size + Valid word)in multiple of 32 bits																PktType								
		PDUIdx								SlotNum				SubframeNum								System Frame Number													
codeBlockNum												TB flag						TB size in Byte																	
		Kp in Byte														Fill Bit																		Qm	
BG	iLS					liftingSizeIndex			max iters						NDI	rv idx						Parity Check Matrix row Num						Gamma							
E0																E1																			
Reserved for furture																																			
.....Payload Bits.....																																			
.....Payload bits.....																Padding Bits(8,16 or 24 bits)																			

Terasic DE5a-Net board



TR10a-HL board

