# **SUHAS GUPTA**

503-213-0557 • suhas.gupta@berkeley.edu • linkedin.com/in/guptasuhas/ • San Jose CA

# **ENGINEERING LEAD | DATA SCIENTIST**

Ten years of professional experience in engineering leadership, hardware design and data analysis. Looking for a data scientist role to push the limits of technology and solve complex business challenges.

## **SKILLS**

Data Analysis and Modeling
Statistical inference
LINEAR modeling
Software Automation
Machine Learning

R, Python, MATLAB, C++, UNIX scikit-learn, scipy, matplotlib Git, Notebooks, Testing Global Team Leadership Innovative Solutions

#### **EDUCATION**

University of California, Berkeley Master of Information and Data Science May 2020

GPA: 4.0

Coursework: Statistics and Probability, Applied Machine Learning, Data Engineering

University of Florida, Gainesville, FL

**Project Name** 

August 2010

Kev Skills/Tools Used

Master of Science, Electrical and Computer Engineering

GPA: 4.0

### **DATA SCIENCE PROJECTS**

https://github.com/suhasgupta791/Portfolio
Brief Description

|   | 21101 20001 ption  | rto, Chimo, roolo Cood  |
|---|--|---|
| Regression Modeling of County<br>Crime Data | Regression modeling and statistical inference on crime data to assist a political campaign.    | Linear regression modeling<br>Hypothesis testing<br>R, R-studio, GGplot |
| Digit Classification                        | Developed an image recognition system for classifying digits in MNIST database                 | K-Nearest Neighbors<br>Naïve Bayes                                      |
| Text Classification                         | Trained classifiers to distinguish between news topics based on the texts in 20 newgroup posts | Logistic Regression Feature Extraction Python Scikit-learn              |
| San Francisco Crime Classification          | Kaggle competition for crime category classification given crime location and time             | Jupyter Notebooks<br>PySpark Parallelization                            |

#### **CAREER HIGHLIGHTS**

- Improved electrical module development efficiency by 3x through development of automation library in MATLAB and Python to perform engineering data processing, analysis and visualization.
- Delivered three new MacBook products to market in 2018 by leading engineering development.
- Created innovative state-of-the art semiconductor process resulting in \$1.5 Billion savings and was awarded 'Intel Achievement Award' that recognizes less than 1% of 100K employees.

#### PROFESSIONAL EXPERIENCE

Apple Inc, Cupertino, CA Engineering Lead

2017-Present

Lead the design of MacBook Pro displays by leveraging technical and management expertise to collaborate with cross-functional and geographically diverse teams.

- Delivered three new MacBook Pro products in 2018 by leading cross functional hardware development. Efficiently managed design and operations of failure analysis and directed engineering personnel to meet tight project deadlines and successfully deliver products to market.
- Lead cross-functional effort to automate image analysis for display defect detection through computer vision and machine learning algorithm development. This effort is intended to improve the display product development efficiency by 5x through elimination of qualitative binning of display performance by human operators. Proficient in developing code in a team environment using Git.
- Developed a portable automation library for data processing and analysis in MATLAB and Python that improved electrical module validation efficiency by 3x.

# Intel Corporation, Santa Clara, CA Design Engineer and Semiconductor Technologist

2010-2017

Steered semiconductor technology and CPU architecture definition solidifying Intel's lead in silicon products for data centers.

- Led design of semiconductor devices and circuits for mixed signal IP development delivering three novel process nodes and enabled 2x manufacturing cost scaling per year.
- Drove technology definition through complex wafer data analysis consisting of defect signatures from more than a billion on-chip transistors and interconnect segments.
- Developed simulation models through OLS regression on high volume silicon data achieving ±5% silicon-to-model correlation across 3σ sample distribution.
- Developed innovative circuit using gradient descent regression analysis to enable 20% silicon area scaling in 3D multi CPU chip architectures.