CS24: Introduction to Computing Systems


Spring 2015 Lecture 15

LAST TIME


- Discussed concepts of locality and stride
 - Spatial locality: programs tend to access values near values they have already accessed
 - Temporal locality: programs tend to access a particular value multiple times
 - A stride-k reference pattern means the program accesses values every k steps
- Covered basic cache designs and trade-offs
 - The cache holds blocks of memory of a specific size
 - Cache lines contain blocks, plus bookkeeping info
 - Unique tag associated with each block, and a valid flag
 - Cache sets allow us to simplify our cache designs
 - Each address maps to <u>exactly one</u> cache-set

DIRECT-MAPPED CACHES

• Direct-mapped caches have S sets, but each set contains only one cache line (E=1)



- Example: direct-mapped cache with 4 sets
 - 2 bits in set index




FULLY ASSOCIATIVE CACHES

- Fully associative caches have only one set, which contains all cache lines
 - $S = 2^s = 1 \Rightarrow s = 0$. No bits used for set index!

	t = m - b bits	b bits
<i>m</i> -bit address:	tag	block offset

• Example: fully-associative cache




SET-ASSOCIATIVE CACHES (2)

- Set-associative caches blend strengths of directmapped caches and fully associative caches
 - Multiple cache sets
 - Multiple lines per set
- For an *m*-bit address:

$$t ext{ bits}$$
 $s = 2 ext{ bits}$ $b ext{ bits}$

$$tag ext{ set } idx ext{ blk off}$$

• (4 cache-sets ⇒ 2 bits for cache-set index)



WRITING TO CACHES


- So far, only discussed reading from the cache...
- Most programs also write to memory...
 - Need to handle writes to the cache as well!
 - Ideally, want to minimize performance penalties on writes, just like on reads
- If CPU writes a word that is already in the cache:
 - Called a <u>write hit</u>
 - Several choices of how to handle this situation
- Option 1: employ a write-through strategy
 - Every write to cache causes cache to write the entire block back to memory
 - Problem: every single write to the cache causes a write to main memory! Can't exploit data locality!

WRITING TO CACHES (2)

- Option 2: use a *write-back* strategy
 - Add a "dirty flag" to each cache line
 - When a cached block is written to, set the dirty flag
 - When a cache line is evicted, write the block back to main memory Cache line:

Block

• Benefit:



- Writes to adjacent values likely to hit cached blocks
- When dirty blocks are finally evicted, have a much smaller number of writes to main memory
- Drawback: more complex than write-through
 - These days, most caches use a write-back strategy

WRITING TO CACHES (3)

- If address being written to isn't already in the cache:
 - Called a <u>write miss</u>
 - Again we have several options
- Option 1: use a write-allocate strategy
 - When a write miss occurs, load the block into cache and then perform the write against the cache
 - Assumes the program will perform subsequent writes
- Option 2: use a *no-write-allocate* strategy
 - When a write miss occurs, just perform the write against main memory
- Write-back caches usually use write-allocate strategy
- Write-through caches typically use no-write-allocate strategy

CACHE PERFORMANCE ANALYSIS

- Cache performance modeling can be extremely complicated...
 - Usually easiest to measure actual system behaviors
- Basic ideas can be captured with only a few simple parameters
- Miss rate: the fraction of memory references that result in cache misses
 - Miss rate = # misses / # references $(0 \le miss rate \le 1)$
- Hit rate: the fraction of memory references that hit the cache
 - Hit rate = 1 miss rate

CACHE PERFORMANCE ANALYSIS (2)

- Hit time: time to deliver a value from the cache to the CPU
 - Includes <u>all</u> necessary steps for delivering the value!
 - Time to select the appropriate cache set
 - Time to find the cache line using the block's tag
 - Time to retrieve the specified word from block data
- Miss penalty: time required to handle cache miss
 - (includes cache-set identification, checking tags, etc.)
 - Need to fetch a block from main memory
 - May need to evict another cache line from the cache
 - (Evicted line may be dirty and need written back...)
 - Other associated bookkeeping for storing cache line

CACHE PERFORMANCE ANALYSIS (3)

- Simple example to see benefit of caching:
 - Hit time = 1 clock (typical goal for L1 hits)
 - Miss penalty = 100 clocks (main memory usu. 25-100)
- If all reads were from cache, each read is 1 clock
- Hit rate of 80%
 - 0.8×1 clock + 0.2×100 clocks = 20.8 clocks/access
- Hit rate of 90%
 - 0.9×1 clock + 0.1×100 clocks = 10.9 clocks/access
- Hit rate of 95%
 - 0.95×1 clock + 0.05×100 clocks = 5.95 clocks/access
- Hit rate is very important!
 - For programs with low miss-rate (good data locality), get a large memory at (nearly) the cost of a small one!

CACHE DESIGN TRADE-OFFS


- Previous example shows importance of designing programs to maximize cache usage
 - ...and compilers that know how to optimize well...
- Cache designers also have important trade-offs to consider
- Try to maximize hit rate, without increasing hit time
- Can increase overall size of cache, but this will probably increase the hit time
 - Idea is to increase number of lines, or size of each line
 - Physics: larger memories are slower than smaller ones
- Can increase block size, keeping cache size constant
 - (Don't want to incur penalties due to physics)
 - Miss penalty will increase due to larger transfer times

CACHE DESIGN TRADE-OFFS (2)

- \circ For associative caches, what about increasing number of cache lines per set (E)?
- As number of cache lines per set increases:
 - Complexity of line-matching goes up, since more lines to compare. Will probably increase hit times.
 - Must choose a line to evict when a cache miss occurs; now there are more choices.
 - Will probably increase miss penalty
 - Complexity of replacement-policy logic also increases!
- Direct mapped caches avoid above penalties with *ultra-simple* mapping of blocks to cache lines...
 - ...but *dramatically* increase likelihood of thrashing due to conflict misses!

INTEL PROCESSOR CACHES

- So far have only discussed caching data...
 - Reading instructions also frequently has good locality
- Processor can manage separate instruction caches (i-caches) and data caches (d-caches)
 - Allows parallel data-access paths within the CPU
 - Also, instruction caches usually only support reads ©



INTEL CORE 2 CACHES

• Intel Core 2 Duo/Quad cache information (typical):

Cache	Associativity (E)	Block Size (B)	Sets (S)	Cache Size (C)
L1 i-cache	8	64 bytes (16 dwords)	64	32KB
L1 d-cache	8	64 bytes (16 dwords)	64	32KB
Unified L2 cache	8	64 bytes (16 dwords)	2048 - 16384	2 MB – 6MB+

- For Core-2 Quad, L2 is divided into two segments, each of which is shared by two cores
- Small number of cache lines per set, but large number of cache sets
 - Fast to determine if a block is in a cache set, and many cache sets to minimize thrashing issues

INTEL CORE 17 CACHES

• Intel Core i7 cache information:

Cache	Associativity (E)	Block Size (B)	Sets (S)	Cache Size (C)
L1 i-cache	8	64 bytes (16 dwords)	64	32KB
L1 d-cache	8	64 bytes (16 dwords)	64	32KB
Unified L2 cache	8	64 bytes (16 dwords)	512	256KB
Unified L3 cache	16	64 bytes (16 dwords)	8192	8MB

- Each core has its own L2 cache
- All cores share the L3 cache
- With another level of caching, expect to see a smoother degradation in memory performance

MEASURING CACHE BEHAVIOR


- Can measure the performance of various caches in our computer by constructing a special program:
 - Allocate an array of *size* elements to scan through
 - Access the array with *k*-stride reference patterns
 - \circ Vary k from 1 to some large value
 - Scan through the memory for each stride value
- Measure memory access throughput as we vary both of these parameters
- Remember, two different kinds of locality!
- Spatial locality:
 - Program accesses data items that are close to other data items that have been recently accessed
- Temporal locality:
 - Program accesses the same data item multiple times

MEASURING CACHE BEHAVIOR (2)

- Can measure the performance of various caches in our computer by constructing a special program:
 - Allocate an array of *size* elements to scan through
 - Access the array with *k*-stride reference patterns
 - \circ Vary k from 1 to some large value
 - Scan through the memory for each stride value
- When our working set and stride are small:
 - Should fit entirely into L1 cache, giving *fast* access!
- When working set doesn't fit completely within L1 cache, and stride is increased:
 - Should see performance taper off, as ratio of L1 misses to L1 hits increases
 - When all accesses miss L1, will see L2 cache performance
- Should see similar behavior from L2-L3, L3-DRAM

INTEL CORE 17 MEMORY MOUNTAIN


• Produces a 3D surface that shows our caches!



INTEL CORE 17 MEMORY MOUNTAIN (2)


- As total size increases, temporal locality decreases
 - Working set can no longer fit in a given cache...

• See a significant dropoff as each cache level becomes




INTEL CORE 17 MEMORY MOUNTAIN (3)

- As stride increases, spatial locality decreases
 - Cache miss rate increases as stride increases
 - Throughput tapers off to a minimum for each level



INTEL CORE 2 DUO – MACBOOK


• Different systems have very different statistics



INTEL CORE 2 DUO – MACBOOK (2)


• Core 2 only has two caches before main memory

• Sharper degradation on Core 2 than on Core i7




INTEL CORE 2 DUO – MACBOOK (3)

• Dip for very small working sets – at these sizes, cost of function invocation is overwhelming the



INTEL CORE 2 DUO – MACBOOK (4)


• Small bump where stride allows previously loaded cache lines to be used again...



INTEL CORE 2 DUO – MACBOOK (5)


• Peak throughput is *much* lower than before...

• Affected as much by motherboard chipset as by the



INTEL CORE 2 QUAD — DESKTOP

• Peak throughput is much more similar to Core i7



SUMMARY: "CACHE IS KING"

- Caches are <u>essential</u> components in computers
 - Performance gap between CPU and memory is large and increasing...
- Caches give us an opportunity to have large memories that are nearly as fast as small ones
 - As long as we keep our cache hit rates up, program performance will improve dramatically
- As programmers, it is extremely important to be aware of data locality and caching considerations
 - Sometimes, simple changes in a program can produce dramatic changes in memory throughput
 - Other times, must carefully design program to take advantage of processor caches

PROCESSOR PERFORMANCE


- Increases in CPU clock speeds have tapered off...
 - Issues: clock signal propagation, heat dissipation
- New focus: design CPUs that do more with less
 - Parallelize instruction execution
 - Pipelined instruction execution
 - Superscalar architectures multiple ALUs, etc.
 - Out-of-order instruction execution
 - Disabling unused CPU components to reduce power
 - (See CS:APP chapters 4, 5 very good discussion!)
- Although CPU speeds have remained in 1-3GHz ballpark, CPUs are still becoming more powerful

PROCESSOR PERFORMANCE (2)

- Another approach: multi-core processors
 - Put multiple independent CPUs onto a single chip
 - Intel Core 2/Core i7, IBM/Sony/Toshiba Cell, NVIDIA GeForce 9/GeForce 200 series GPUs, etc.
- Still suffers from the same processor-memory performance gap as before...
 - (And, the solution is still caching...)
- Explore the challenges and opportunities that multi-core introduces into cached memory access
 - <u>Very</u> rich topic, so our discussion will be a pretty high-level overview

Multicore and Caching


- Go ahead and stick multiple processors on a chip
- What happens to caching in these systems?
- For example:



- Any problems with this approach?
 - More accurately, "What *new* problems do we have?"

INDEPENDENT CACHES


• Two independent caches of a common resource:



- CPU 1 reads data in block 23, starts using it...
 - Block 23 is loaded into CPU1's cache
- CPU 2 issues a write on block 23...
 - Block 23 also loaded into CPU2's cache
 - CPU 1 cache no longer consistent with memory state

COORDINATED CACHES

Must coordinate state between separate caches



- CPU 1 reads data in block 23, starts using it...
 - Block 23 is loaded into CPU1's cache
- CPU 2 issues a write on block 23...
 - Block 23 also loaded into CPU2's cache
 - Somehow, tell CPU 1's cache that block 23 has changed...


CACHE COHERENCE

- <u>Cache coherence</u> constrains the behavior of reads and writes to caches of a shared resource
- Need to define how coherent memory should behave:
- Processor P reads a location X, then writes to X
 - No other processors modify X between read and write
 - Subsequent reads of X <u>must</u> return the value that P wrote
- Processor P1 writes to a location X
 - Subsequently, another processor P2 reads X
 - P2 must read the value that P1 wrote
 - Specifically, P2 <u>must not</u> read the old value of X
- Processor P1 writes value A to a location X
 - Then, processor P2 writes value B to the same location X
 - Reads of X must see A and then B, but <u>never</u> B and then A

CACHE COHERENCE (2)

• Clearly need a mechanism to coordinate cache

interactions



- Approach:
 - Previously had simple state info in each cache line...
 - Introduce additional state and operations to coordinate cache lines between processors

CACHE COHERENCE PROTOCOL

- Mechanism is called a cache coherence protocol
- Many different protocols to choose from!
- Intel and AMD multi-core processors use variants of the <u>MSI protocol</u>
 - Letters in protocol name specify the states of cache lines
- Each CPU has its own cache, but caches coordinate read and write operations to maintain coherence
- In each cache, a cache line is in one of these states:
 - Modified the line contains data modified by the CPU, and is thus inconsistent with main memory
 - **Shared** the line contains unmodified data, and appears in at least one CPU's cache
 - **Invalid** the line's data has been invalidated (e.g. because another CPU wrote to their cache), and must be reread
 - ...either from main memory, or from another cache

MSI CACHE COHERENCE PROTOCOL

- Basic principles:
 - A memory block can appear in multiple caches only if it is shared (S)
 - If modified (*M*), may only appear in <u>one</u> CPU cache!
- When a processor reads a value from a block:
 - If the block is in my cache, and marked either *S* or *M*, just return the value
- If the block is not in my cache (or marked *I*):
 - If no other cache has the block marked *M*, just read it from main memory
 - If another cache has the block marked M, that cache must write data back to main memory, then switch to S or I state
 - \circ Then processor can read block from memory, and mark it S

MSI CACHE COHERENCE PROTOCOL (2)

- When a processor writes a value to a block:
 - If the block is in my cache and already marked *M*, perform the write
- If the block is marked S (shared) in my cache:
 - Invalidate all other caches' copies of the block!
 - Change my block's status to *M*, then perform write
- If block isn't in my cache, or is marked *I* (invalid):
 - If block is marked S in other caches, invalidate them
 - If block marked M in another cache, that cache must write data back to main memory, then switch it to I
 i.e. block is completely evicted from the other CPU's cache
 - Then processor can read block from memory, mark it *M*, then perform the write

NEXT TIME

- Finish discussion of cache coherence protocols
 - Variants of MSI used by Intel/AMD processors
 - New cache performance issues to consider...
- Begin discussing a new topic: virtualization