Calling Convention; Simple Register Allocation IR: CALL (NAME (f), G, = en) x%: call $f \approx sub esp, 4$ mov [esp], eip Calling Convention args are pushed onto stack in reverse order Cdecl results returned in eax $TICALL(f, e_i, -, e_n) : MOVE(t, RET) I =$ T[en] ta push to push t = sub esp, 4 mou [esp] t TIe, It, popt = mout, [esp] push ti add esp, 4 call f mov t, eax add esp, 4*n Function prologue; push esp mor ebp, esp Sub esp, 4*L traction epilogue: mov esp, ebp pop epp ret L words Constant-Sire frame of. elop = esp + 4 * L => avoid saving/restoring of elop. prologue sub est 4L [ebp+k] = [esp+4L+k]epilogue add 18p, 4L ret int a[f()]shl eax, 2 sub esp eax mov ta, esp Caller saved vs. callee saveel. ebp esp edi cdecl eax ex edx esi ebx Simplistic reg allocation Idea put all temps on stack at [ekp-k] Any given x86 instr. uses <3 registers eax eax eax movecx, elp-kt push t my push t mov edx, [ebp-kb] moy a, [b+8] ~~~ mov ecx, [edx+8] mov [ebp-ka], ecx mov ecx, [elp-kx]
mov edx, [elp-ky] add x, y ---add ecr, edx mov [ebp-kx], ecx Linear Scan Reg Allocation. 1. For each temp, find its live interval. 2. Scan instructions in seq. · assign real register to temp as temp becomes in use. · deassign as temp becomes clead. · no available real reg =) spill to stack d eax ecx mov b, a a mov c/ [b*4] a spill c to stack lea b, [c+1] mov d, a a add d, b d mov eax, d ret