


x86 and Instruction Selection

Tiling. cover AST w/ tiles
add temps between tiles
emit code bottom up.



MOVE(t_1 , $t_1 + \text{MEM}(t_2 + 8)$)

mov t_3 , t_2
mov t_4 , t_3
add t_4 , 8
mov t_5 , $[t_4]$
add t_1 , t_5

add t_1 , $[t_2 + 8]$

x86 ISA. 2-address CISC ISA.

opcode dest&src, src
mov add sub mul ... cmp and or xor ... shl shr sar...
jmp jz je jnp jnl jle ... push pop call ret...

Registers

8 32-bit gp. registers

	8-bits	8-bits	
eax	ah	al	ax
ebx	bh	bl	bx
ecx	ch	cl	cx
edx	dh	dl	dx
esi			
edi			
ebp			

Operands

	Intel	AT&T	TIK
constant	42	\$42	CONST(42)
register	eax	%eax	TEMP(eax)
mem address	[eax]	(%eax)	MEM(TEMP(eax))
	[eax+32]	32(%eax)	
	[eax+ebx*4+7]	7(%eax,%ebx,4)	

[base + index * scale + displacement]
g.p. reg {1,2,4,8} integer

byte 8bits
word 16bits
dword 32bits size directives / size inference

add eax, [edx] 32-bit inferred
inc dword [eax]

at most one mem operand per instruction

add [eax], ecx
add [eax], [ecx] X not allowed

Branching

jcc cc = Z|NZ|C|E|G|GE|NGE|O|NO|P|PE|UP|...

cmp eax, ebx computes eax - ebx and sets condition flags

jz L1 jump if zero
je
jl
jnge

setcc dest test cc and set 8 bits dest to 0 or 1
setz al

Tiles

abstract register

Define $T[e]t$
 $T[s]$

gcc -O2 -S -masm=intel

$T[\text{MOVE}(t, 0)] = \text{mov } t, 0$

$T[\text{MOVE}(t, t)] = \text{xor } t, t$ better

$T[\text{ADD}(t_1, t_2)]t_3 = \text{mov } t_3, t_1$
add t_3, t_2

$T[\text{ADD}(t_1, t_2)]t_3 = \text{lea } t_3, [t_1 + t_2]$ better

$T[\text{ADD}(e_1, e_2)]t = T[e_1]t_1; T[e_2]t_2; \text{lea } t_3, [t_1 + t_2]$

$T[\text{ADD}(k, \text{ADD}(e_1, \text{MUL}(e_2, w)))]t$
1,2,4,8
 $= T[e_1]t_1; T[e_2]t_2; \text{lea } t, [t_1 + t_2 * w + k]$

$T[\text{EQ}(e_1, e_2)]t = T[e_1]t_1; T[e_2]t_2;$
cmp $t_1, t_2;$
je l_t
mov $t, 0$
jmp l
 $l_t: \text{mov } t, 1$
 $l:$

$T[\text{EQ}(e_1, e_2)]t = T[e_1]t_1; T[e_2]t_2;$
cmp $t_1, t_2;$
setz al;
movzx t, al


$T[\text{CJUMP}(e, l)] = T[e]t;$
test t, t bitwise AND
jnz l

$T[\text{CJUMP}(\text{EQ}(e_1, e_2), l)] = T[e_1]t_1; T[e_2]t_2;$
cmp $t_1, t_2;$
je l

Algorithm

Greedy algorithm -

- match root of IR AST with highest-priority matching tile
- recursively match subtrees



mov t_1 , $[t + 8]$
mov t_2 , $[t + 7]$
mov $[t_1 + t_2 * 4], 3$

Optimal tiling.

Cost of tiling a tree using a tile = cost of tile + cost of tiling the subtrees

$$\text{Cost}(tr) = \min_{\text{tile}} \left(\text{Cost}(\text{tile}) + \sum_{tr'} \text{Cost}(tr') \right)$$

- Use optimal tiling if memoized already
- For each tile matching the root:

- recursively tile subtrees
- compute cost of tiling

- Remember best tiling and its cost.

$O(n \cdot t)$