```
x86 and Instruction Selection
        cover AST W/ tiles
Tiling
                                               MOVE
         add temps between files
          emit code bottom up.
                                          t_{i}
                                                   APD
 MOVE (t_1, t_1 + MEM(t_1 + \delta))
                                                     MEM
                                                            t<sub>4</sub>
                                                     APD
    mov t_3, t_2
     mov ta, ta
     add t4, 8
                                add ti, [tz+8]
     mov to, [t4]
     add ti, ts
X86 ISA. 2-address CISC ISA.
               opcode dest& orc, src
                mor add sub mul --- comp and or xor _ shl shn sar ...
                jop jz je jp jop jle -- push pop call ret ...
               8 32-bit gp. registers
                                                                AT&T
                                                                           TIK
                                                      Intel
                                                                $42 CONST (42)
                                             constant 42
                        8-6.7
                                            register eax %eax TEMP(eax)
                                    27
   eax
                        ah
                                    bx
                                                                          MEM (TEMP ( eax) )
                                             mem address [eax] (Zeax)
    ebx
                        66
                                    cχ
                        مار
    ecx
                                                       [eax+32] 32(%eox)
                                    d×
                        dh
                              d (
    edx
                                                       [eax+ebx*4+7] 7(%eox, %ebx, 4)
    ls
    edi
                                             [base + index * scale + displacement]
    esy
    epp
                                                g.p. reg {1,2,4,8} integer
                                 byte 8h2
                                 word 16 bits size directives / size inference
                                 durind 32 bits -
                                                                    32-bit inferred
                                             add eax, [edx]
      Browching
                                              inc dword [eax]
       jcc cc= Z|nz|l|le|g|ge|
                                           at most one mem operand per instruction
                  nge | 0 | no | p | pe | up | ...
                                              add [eax ], ecx
      compretes eax ebx compretes eax-ebx
                                               add [eax], [ecx] × not allowed
                     and sets condition flags
      JZ LI jump if Zero
       jnge
                  best cc and set 8 bits dest to 0 or 1
      set cc dest
       Set Z
             al
Tiles_
                                                        gcc -02 -S -masm =intel
  Perine T[e]t
         TEST
  T \prod MOVE(t, 0) I = mov t, 0
   T[[MOVE(t, o)] = xor t, t - better
   T[ADD(t_1,t_2)]t_3 = mov t_3, t_1
                                 add to to
    T[ADD(t_1,t_1)]t_3 = lea t_3, [t_1+t_2] - better
   T[ADO(e_1, e_2)]t = T[e_1]t_1; T[e_2]t_2; lea t_3, [t_1 + t_2]
    T[ ADD (k, ADD (e, MUL (ez, w)))] +
       = T[[ei] ti; T[[ei] tz; lea t, [t,+t2×w+]]
    TIEQ (ei, ez) I t = T[ei] ti; T[ei] ti;
                                cmp t1, t2;
                                je l_t
                                mov t, o jmp l
                                 16: mov t, [
                                1:
   T[[EQ(e1, e2)]] t = T[[e_1]]t_1; T[[e_2]]t_2;
                           comp ti, tz;
                           setz al;
                           movzx t, al
    T[CJump(e,l)] = T[e]t;
                             test t, t bitwise AND
                             inz 1
    TICJump (EQ(e1, e2), l] = TTentt, ; TTentto;
                                  cmp ti, tr;
                                  je l
 Algorithm
    Greedy algorithm -
      · match root of IRAST with highest-priority matching tile
      · recursively match subtrees
                                   mov t,, [++8]
                MOVE
                                   mov tz, [tt7]
                                    mov [t,+t,x4], 3
          MEM
           APD
      MEM
               MUL
                    MEM
                     ADD
   Optimal tiling
      Cost of tiling a tree using a tile = cost of tile + cost of tiling the subtrees
                         Cost (tr) = min \left( \text{Cost} \left( \text{tile} \right) + \sum_{\text{tr}} \text{Cost} \left( \text{tr}' \right) \right)
       1. Use optimal tiling if memoized already
       2. For each tile matching the root:
                                                       O(n \cdot t)
             - recursively tile subtrees
             - compute cost of tiling
        3. Remember best tiling and it cost -
```