



# **AXI Stream Adapter (Beta Release)**

Version 0.1

May 11, 2023

## Copyright

Copyright © 2021 Rapid Silicon. All rights reserved. This document may not, in whole or part, be reproduced, modified, distributed, or publicly displayed without prior written consent from Rapid Silicon ("Rapid Silicon").

## Trademarks

All Rapid Silicon trademarks are as listed at [www.rapidsilicon.com](http://www.rapidsilicon.com). Synopsys and Synplify Pro are trademarks of Synopsys, Inc. Aldec and Active-HDL are trademarks of Aldec, Inc. Modelsim and Questa are trademarks or registered trademarks of Siemens Industry Software Inc. or its subsidiaries in the United States or other countries. All other trademarks are the property of their respective owners.

## Disclaimers

NO WARRANTIES: THE INFORMATION PROVIDED IN THIS DOCUMENT IS "AS IS" WITHOUT ANY EXPRESS OR IMPLIED WARRANTY OF ANY KIND INCLUDING WARRANTIES OF ACCURACY, COMPLETENESS, MERCHANTABILITY, NONINFRINGEMENT OF INTELLECTUAL PROPERTY, OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT WILL RAPID SILICON OR ITS SUPPLIERS BE LIABLE FOR ANY DAMAGES WHATSOEVER (WHETHER DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL, INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OF OR INABILITY TO USE THE INFORMATION PROVIDED IN THIS DOCUMENT, EVEN IF RAPID SILICON HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. BECAUSE SOME JURISDICTIONS PROHIBIT THE EXCLUSION OR LIMITATION OF CERTAIN LIABILITY, SOME OF THE ABOVE LIMITATIONS MAY NOT APPLY TO YOU.

Rapid Silicon may make changes to these materials, specifications, or information, or to the products described herein, at any time without notice. Rapid Silicon makes no commitment to update this documentation. Rapid Silicon reserves the right to discontinue any product or service without notice and assumes no obligation to correct any errors contained herein or to advise any user of this document of any correction if such be made. Rapid Silicon recommends its customers obtain the latest version of the relevant information to establish that the information being relied upon is current and before ordering any products.

## Contents

<b>IP Summary</b>	<b>3</b>
Introduction . . . . .	3
Features . . . . .	3
<b>Overview</b>	<b>4</b>
AXI Stream Adapter . . . . .	4
<b>IP Specification</b>	<b>5</b>
Standards . . . . .	6
IP Support Details . . . . .	6
Resource Utilization . . . . .	6
Port List . . . . .	7
Parameters . . . . .	8
<b>Design Flow</b>	<b>9</b>
IP Customization and Generation . . . . .	9
Parameters Customization . . . . .	9
<b>Test Bench</b>	<b>10</b>
<b>Revision History</b>	<b>11</b>

# IP Summary

## Introduction

An AXI Stream Adapter IP is a component used in digital systems that converts data width of AXI Stream interfaces. The AXI (Advanced eXtensible Interface) protocol is a widely used standard in the design of high-performance digital systems, particularly in the field of digital signal processing (DSP). AXI Stream is a subset of the AXI protocol, which is optimized for high-speed, unidirectional data transfer. The AXI Stream Adapter IP is typically implemented as a programmable hardware block within a Field Programmable Gate Array (FPGA). This allows designers to easily integrate the AXI Stream Adapter IP into their digital systems, while also customizing its functionality to meet specific requirements. Overall, the AXI Stream Adapter IP is an essential component for high-speed data transfer between different components within a digital system, particularly in the field of DSP.

## Features

- AXI Stream one slave and one master interface
- Configurable data width up to 1024 bits
- Supports two modes.i.e. Master Mode or Slave Mode

# Overview

## AXI Stream Adapter

The AXI Stream Adapter IP core is a part of Raptor Design Suite that enables communication between components with different data interface standards, by translating data from one format to another. The IP core is designed to comply with the AXI Stream specification and can be used in various digital systems. The core can operate in two modes: master mode and slave mode. In master mode, the AXI Stream Adapter IP core acts as the initiator of the data transfer, and in slave mode, it acts as the receiver. The core is configurable to support various data widths.




Figure 1: AXI Stream Adapter Block Diagram

# IP Specification

The AXI Stream Adapter IP core typically includes an AXI Stream interface that supports the AXI Stream protocol. It is configurable to support different data widths, ranging from 1 bit to 1024 bits. It can operate in slave mode, where it receives data from the input data stream, or master mode, where it initiates data transfer to the output data stream. It can be customized to support specific system requirements, including setting the data width.



Figure 2: Top Module

## Standards

The AXI-Stream Master and Slave interfaces are compliant with the AMBA® AXI Protocol Specification.

## IP Support Details

The Table 1 gives the support details for AXI Stream Adapter.

Compliance		IP Resources				Tool Flow		
Device	Interface	Source Files	Constraint File	Testbench	Simulation Model	Analyze and Elaboration	Simulation	Synthesis
GEMINI	AXI Stream	Verilog	-	Cocotb	-	Raptor	Raptor	Raptor

Table 1: Support Details

## Resource Utilization

The parameters for computing the maximum and the minimum resource utilization are given in Table 2. Other parameters are kept at their default values.

Tool	Raptor Design Suite			
FPGA Device	GEMINI			
Configuration			Resource Utilization	
Minimum Resource	Options	Configuration	Resources	Utilized
	S_DATA_WIDTH	1	REGISTERS	33
	M_DATA_WIDTH	1	LUTS	12
	ID_WIDTH	1	-	-
	DEST_WIDTH	1	-	-
Maximum Resource	Options	Configuration	Resources	Utilized
	S_DATA_WIDTH	1024	REGISTERS	2343
	M_DATA_WIDTH	1024	LUTS	1177
	ID_WIDTH	8	-	-
	DEST_WIDTH	8	-	-

Table 2: Resource Utilization

## Ports

Table 3 lists the top interface ports of the AXI Stream Adapter.

Signal Name	I/O	Description
clk	I	Clock Signal for synchronization
rst	I	Active Low Reset Signal
<b>AXI Stream Slave</b>		
s_axi_tdata	I	Data Port
s_axis_tkeep	I	Valid Bytes in Data
s_axis_tvalid	I	Valid Signal
s_axis_tready	O	Ready Signal
s_axis_tlast	I	Last transacton Signal
s_axis_tid	I	ID Signal
s_axis_tdest	I	DEST Signal
s_axis_tuser	I	USER Signal
<b>AXI Stream Master</b>		
m_axi_tdata	O	Data Port
m_axis_tkeep	O	Valid Bytes in Data
m_axis_tvalid	O	Valid Signal
m_axis_tready	I	Ready Signal
m_axis_tlast	O	Last transacton Signal
m_axis_tid	O	ID Signal
m_axis_tdest	O	DEST Signal
m_axis_tuser	O	USER Signal

Table 3: Port List



## Parameters

Table 4 lists the parameters of the AXI Stream Adapter.

Parameter	Values	Default Value	Description
S_DATA_WIDTH	8, 16, 32, 64, 128, 256, 512, 1024	8	Data Width of Slave Interface
M_DATA_WIDTH	8, 16, 32, 64, 128, 256, 512, 1024	8	Data Width of Master Interface
ID_WIDTH	1 - 8	8	ID field of AXI Stream
DEST_WIDTH	1 - 8	8	DEST field of AXI Stream
USER_WIDTH	1 - 1024	1	USER field of AXI Stream
ID_EN	True/False	True	ID enable of AXI Stream
DEST_EN	True/False	True	DEST enable of AXI Stream
USER_EN	True/False	True	USER enable of AXI Stream

Table 4: Parameters

# Design Flow

## IP Customization and Generation

AXI Stream Adapter IP core is a part of the Raptor Design Suite Software. A customized IP can be generated from the Raptor's IP configuration window as shown in figure 3.




Figure 3: IP List

## Parameters Customization

From the IP configuration window, the parameters of the AXI Stream Adapter can be configured and its features can be enabled for generating a customized IP core that suits the user application requirements. All parameters are shown in figure 4. In Figure 4, the module name specifies the name of both the Verilog file and the top-level IP name that will be generated based on above configured parameters. The Output Dir is a directory option that allows the user to specify where they want the generated IP to be saved.




Figure 4: IP Configuration

# Test Bench

The AXI Stream Adapter IP is provided with a testbench which is based upon Cocotb verification environment. The input data is generated using a test data generator module. The input data is written to the input data buffer of the IP core and the output data is read from the output data buffer of the IP core. The output data is compared with the expected output data to verify the correctness of the IP core's operation. The dump file is generated to view the output of the test. In the end, there is status for passing or failure of the test.

# Revision History

Date	Version	Revisions
May 11, 2023	0.1	Initial version AXI Stream Adapter User Guide