

# IO CONFIGURATOR (Beta Release)

Version 0.1



#### Copyright

Copyright © 2021 Rapid Silicon. All rights reserved. This document may not, in whole or part, be reproduced, modified, distributed, or publicly displayed without prior written consent from Rapid Silicon ("Rapid Silicon").

#### **Trademarks**

All Rapid Silicon trademarks are as listed at www.rapidsilicon.com. Synopsys and Synplify Pro are trademarks of Synopsys, Inc. Aldec and Active-HDL are trademarks of Aldec, Inc. Modelsim and Questa are trademarks or registered trademarks of Siemens Industry Software Inc. or its subsidiaries in the United States or other countries. All other trademarks are the property of their respective owners.

#### **Disclaimers**

NO WARRANTIES: THE INFORMATION PROVIDED IN THIS DOCUMENT IS "AS IS" WITHOUT ANY EXPRESS OR IMPLIED WARRANTY OF ANY KIND INCLUDING WARRANTIES OF ACCURACY, COMPLETENESS, MERCHANTABILITY, NONINFRINGEMENT OF INTELLECTUAL PROPERTY, OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT WILL RAPID SILICON OR ITS SUPPLIERS BE LIABLE FOR ANY DAMAGES WHATSOEVER (WHETHER DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL, INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OF OR INABILITY TO USE THE INFORMATION PROVIDED IN THIS DOCUMENT, EVEN IF RAPID SILICON HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. BECAUSE SOME JURISDICTIONS PROHIBIT THE EXCLUSION OR LIMITATION OF CERTAIN LIABILITY, SOME OF THE ABOVE LIMITATIONS MAY NOT APPLY TO YOU.

Rapid Silicon may make changes to these materials, specifications, or information, or to the products described herein, at any time without notice. Rapid Silicon makes no commitment to update this documentation. Rapid Silicon reserves the right to discontinue any product or service without notice and assumes no obligation to correct any errors contained herein or to advise any user of this document of any correction if such be made. Rapid Silicon recommends its customers obtain the latest version of the relevant information to establish that the information being relied upon is current and before ordering any products.



# **Contents**

IP Summary Introduction	
Overview IO Configurator	4
IP Specification  IO Models	5
IP Support Details	9
Resource Utilization	
Parameters	
Design Flow	13
IP Customization and Generation	
Testbench	15
Test	
Waveform	
Revision History	17



# **IP Summary**

#### Introduction

IO Configurator is a configurable IP block designed to create IO Models including SERDES, BUFFERS, DELAYS and DDR. SERDES handles serial-to-parallel and parallel-to-serial conversion of multiple FPGA fabric signals to and from a single device I/O based on user clock settings. BUFFERS are used to buffer I/O signals coming into the fabric through IOPAD. DELAYS are used to add delay for the data ports coming into the fabric through BUFFERS. Double Data Rate (DDR) provide interfaces for high-speed data transfers.

#### **Features**

- Support four types of BUFFERS. i.e. Single\_Ended, Differential, Tri-state and Differential-Tri-state.
- Support Pull-up and Pull-down IO modes to make logic low/high in the absence of an external connection.
- Support multiple IO models including SERDES, BUFFERS, DELAYS and DDR.
- Support SDR data rate for SERDES.
- Support multiple operation modes for SERDES like Dynamic Phase Alignment and Clock Data Recovery.
- Support width from 3 to 10 for Serialization/ Deserialization.
- Support multiple clock sourcing option for SERDES.
- Support user defined input clock frequency for SERDES.
- Support clock forwarding and clock phase for O\_SERDES.
- Support Static and Dynamic delay adjustment for DELAYs.
- Support 0 to 63 tap delay values.



# **Overview**

## **IO Configurator**

The IO Configurator IP Core is a versatile tool for configuring IO Primitives. By offering pre-defined and configurable IO models, it eliminates the need for manual design and verification of low-level circuitry. It saves significant development time and effort. This flexibility allows users to tailor the IP core to their specific application needs. It streamlines the integration process and boosting development efficiency.




Figure 1: IO Configurator Block Diagram



# **IP Specification**

IO Configurator provides a library of pre-defined and configurable IO models that act as building blocks for common IO functionalities. These models cover a wide range of functionalities: buffers (CLK\_BUF, I\_BUF, O\_BUF) ensure clean and clear clock and data signals, delays (I\_DELAY, O\_DELAY) provide precise timing adjustments for optimal performance, DDR interfaces (I\_DDR, O\_DDR) maximize data transfer speeds, and serializers/deserializers (I\_SERDES, O\_SERDES) efficiently convert data formats for long-distance transmission. Each model is configurable and empowers user to create a customized IO solution that aligns user requirements.

#### **IO Models**

Each IO model is described as:

#### · CLK\_BUF:

Clock Buffer is a digital circuit element used to isolate and strengthen a clock signal. It can filter out any electrical noise or glitches present on the original clock signal. It ensures a clean and stable clock for downstream circuitry. User may configure CLK\_BUF by providing IO\_MODE parameter.




Figure 2: CLK\_BUF

#### I\_BUF:

Input Buffer is a digital circuit element used to isolate and condition an input signal. It acts as a barrier between the external source of the input signal and the internal circuitry of the programmable device. It can filter out any electrical noise or glitches present on the incoming signal, ensuring a clean and stable signal for the internal logic. User may configure I\_BUF as a Single Ended or Differential buffer.




Figure 3: I\_BUF

#### I\_DELAY:

Input Delay is a digital circuit element used to intentionally introduce a controlled time



delay to an incoming input signal. It can be used to adjust the arrival time of the input signal relative to the clock edge to meet the setup and hold time requirements. It can also be used to fine-tune the timing of different data bits within an input signal to achieve proper alignment for processing within the device. User may configure I\_DELAY by providing delay type, tap delay value and clock source.




Figure 4: I\_DELAY

#### · I\_DDR:

Input Double Data Rate is a type of input primitive used to facilitate high-speed data transfers. The key advantage of an I\_DDR interface is its ability to transfer data on both the rising and falling edges of the clock signal. This effectively doubles the data throughput compared to a traditional interface that uses only the rising edge of the clock. The increased data transfer rate often translates to higher power consumption compared to single-data-rate interfaces. User may configure I\_DDR by providing clock source and input mode.




Figure 5: I\_DDR

#### I\_SERDES:

Input Serializer/Deserializer is a digital circuit element used for efficient data transmission between your programmable device and the external world. It performs the crucial task of converting an incoming serial data stream into parallel data for processing by the device. It facilitates this high-speed data transmission, making it ideal for applications like inter-chip communication, networking, and high-speed data acquisition systems. User may configure I\_SERDES by providing operational mode, clock source, clock frequency, delay adjustment and data width for serialization.




Figure 6: I\_SERDES

#### · O\_BUF:

Output Buffer is a digital circuit element used to isolate and strengthen an output signal generated within programmable device. It acts as a barrier between the internal logic of the device and the external circuit that the signal needs to drive. It can filter out any electrical noise generated by the internal circuitry, ensuring a clean and stable signal is transmitted to the external world. User may configure O\_BUF by proving output mode and output type (Single Ended, Differential, Tri-state or Differential Tri-State).




Figure 7: O\_BUF

#### · O\_DELAY:

Output Delay is a digital circuit element used to intentionally introduce a controlled time delay to an outgoing signal generated by programmable device. It plays a crucial role in achieving proper timing synchronization within your design. It can be used for fine-tuning the timing of different bits within an output signal. This can be crucial for specific communication protocols where data needs to be transmitted in a specific order or format. It ensures proper alignment of data for the receiving device. User may configure O\_DELAY by providing input mode, delay type, tap delay value and clock source.




Figure 8: O\_DELAY



#### · O\_DDR:

Output Double Data Rate is a type of output primitive to facilitate high-speed data transfers from programmable device to the external world. It offers the key advantage of transmitting data on both the rising and falling edges of the clock signal. This effectively doubles the data throughput compared to a traditional interface that uses only the rising edge for data transmission. This is particularly beneficial for applications where you need to send large amounts of data quickly, such as video output, high-speed data acquisition systems, and real-time signal processing. User may configure O\_DDR by providing input mode and clock source.




Figure 9: O\_DDR

#### · O\_SERDES:

Output Serializer/Deserializer is a digital circuit element used for efficient data transmission from programmable device to the external world. It performs the crucial task of converting parallel data streams generated within programmable device into a serial data stream for transmission over a single wire or differential pair. This is particularly beneficial for long-distance communication as it reduces the number of wires required, simplifying cable design and minimizing signal integrity issues. User may configure O\_SERDES by providing input mode, clock source, clock forwarding, delay adjustment, tap delay value and width of deserialization.




Figure 10: O\_SERDES



## **IP Support Details**

The Table 1 gives the support details for IO Configurator.

Com	npliance IP Resources Tool Flow			ce IP Resources				
Device	Interface	Source Files	Constraint File	Testbench	Simulation Model	Analyze and Elaboration	Simulation	Synthesis
VIRGO	Native	Verilog	-	-	-	Raptor	Raptor	Raptor

Table 1: Support Details

### **Resource Utilization**

The resource utilization of the IO Configurator IP Core depends directly on the selected IO Model.



## **Ports**

Table 2 lists the top interface ports of the IO Configurator.

Signal Name	Width	I/O	Description			
CLK_BUF						
IOPAD_I	1	I	Input signal coming from IOPAD			
FABRIC_O	1	0	Output Signal for FABRIC			
I_BUF						
IOPAD_I_P	1	I	Positive end differential input signal			
IOPAD_I_N	1	I	Negative end differential input signal			
IOPAD_I	1	I	Input signal from IOPAD			
FABRIC_EN	1	I	Input enable signal			
FABRIC_O	1	0	Output Signal for FABRIC			
		I_DELA	Y			
IOPAD_CLK	1	I	Input clock from IOPAD			
IOPAD_PLL_REF_CLK	1	I	PLL reference clock from IOPAD			
IOPAD_I	1	I	Input signal from IOPAD			
FABRIC_DLY_LOAD	1	I	Delay load input			
FABRIC_DLY_ADJ	1	I	Delay adjust input			
FABRIC_DLY_INCDEC	1	I	Delay increment / decrement input			
FABRIC_DLY_TAP_VALUE	6	0	Delay tap value output			
FABRIC_O	1	0	Output Signal for FABRIC			
		I_DDR				
IOPAD_CLK	1	I	Input clock from IOPAD			
IOPAD_PLL_REF_CLK	1	I	Input PLL reference clock from IOPAD			
IOPAD_D	1	I	Input data from IOPAD			
FABRIC_R	1	I	Active-low asynchrnous reset			
FABRIC_E	1	I	Active-high enable			
FABRIC_Q	2	0	Output data to FABRIC			
		_SERDI	ES			
IOPAD_D	1	I	Input data from IOPAD			
IOPAD_CLK	1	I	Input clock from IOPAD			
IOPAD_PLL_REF_CLK	1	I	PLL reference clock from IOPAD			
FABRIC_RX_RST	1	I	Active-low asycnhronous reset			
FABRIC_BITSLIP_ADJ	1	I	Synchronizes incoming data stream			
FABRIC_EN	1	I	Input enable			
FABRIC_CLK_IN	1	I	Input clock from FABRIC			
FABRIC_CLK_OUT	1	0	Output clock			
FABRIC_Q	<width></width>	0	Output data			
FABRIC_DATA_VALID	1	0	Output valid signal			
FABRIC_DPA_LOCK	1	0	Delay Phase Alignment lock output			
FABRIC_DPA_ERROR	1	0	Delay Phase Alignment error output			
FABRIC_DLY_LOAD	1	I	Delay load input			



Signal Name	Width	I/O	Description		
FABRIC_DLY_ADJ	1	I	Delay adjust input		
FABRIC_DLY_INCDEC	1	I	Delay increment / decrement input		
FABRIC_DLY_TAP_VALUE	6	0	Delay tap value output		
O_BUF					
FABRIC_I	1	I	Input signal from FABRIC		
FABRIC_T	1	I	Tri-state input from FABRIC		
IOPAD_O	1	0	Output signal to IOPAD		
IOPAD_O_P	1	0	Negative end differential output		
IOPAD_O_N	1	0	Negative end differential output		
		O_DELA	Ϋ́		
IOPAD_CLK	1	I	Input clock from IOPAD		
IOPAD_PLL_REF_CLK	1	I	PLL reference clock from IOPAD		
FABRIC_I	1	I	Input signal from FABRIC		
FABRIC_DLY_LOAD	1	I	Delay load input		
FABRIC_DLY_ADJ	1	I	Delay adjust input		
FABRIC_DLY_INCDEC	1	I	Delay increment / decrement input		
FABRIC_DLY_TAP_VALUE	6	0	Delay tap value output		
IOPAD_O	1	0	Output Signal for IOPAD		
		O_DDF	{		
IOPAD_CLK	1	I	Input clock from IOPAD		
IOPAD_PLL_REF_CLK	1	I	PLL reference clock from IOPAD		
FABRIC_D	2	I	Input data from FABRIC		
FABRIC_R	1	I	Active-low asynchrnous reset		
FABRIC_E	1	I	Active-high enable		
IOPAD_Q	1	I	Output data		
	(	_SERD	ES		
IOPAD_CLK	1	I	Input clock from IOPAD		
IOPAD_PLL_REF_CLK	1	I	PLL reference clock from IOPAD		
FABRIC_D	<width></width>	I	Input data from FABRIC		
FABRIC_RST	1	I	Active-low asycnhronous reset		
FABRIC_LOAD_WORD	1	I	Load word input		
FABRIC_CLK_IN	1	I	Input clock from FABRIC		
FABRIC_OE	1	I	Output enable signal		
IOPAD_CLK_OUT	1	0	Output clock		
IOPAD_Q	1	0	Output data		
FABRIC_DLY_LOAD	1	I	Delay load input		
FABRIC_DLY_ADJ	1	I	Delay adjust input		
FABRIC_DLY_INCDEC	1	I	Delay increment / decrement input		
FABRIC_DLY_TAP_VALUE	6	0	Delay tap value output		

Table 2: Port List



## **Parameters**

Table 3 lists the parameters of the IO Configurator.

Parameter	Values	Default	Description
IO_MODEL	CLK_BUF, I_BUF, I_DELAY, I_DDR, I_SERDES, O_BUF, O_DELAY, O_DDR, O_SERDES	CLK_BUF	IO Primitive
IO_TYPE	SINGLE_ENDED, DIFFERENTIAL, TRI_STATE, DIFF_TRI_STATE	SINGLE_ENDED	Type of IO
IO_MODE	NONE, PULLUP, PULLDOWN	NONE	Pullup/Pulldown resistor enabing
DELAY	0 - 63	0	Tap delay value
DELAY_ADJUST	TRUE, FALSE	TRUE	Delay adjustment for input/output
DELAY_TYPE	STATIC, DYNAMIC	STATIC	Delay Type for input/output
DATA_RATE	SDR	SDR	Data rate for SERDES
OP_MODE	NONE, DPA, CDR	NONE	Operation mode for SERDES
CLOCKING	RX_CLOCK, PLL	RX_CLOCK	Clock source for IO Model
CLOCKING_SOURCE	LO- CAL_OSCILLATOR, RX_IO_CLOCK	LO- CAL_OSCILLATOR	Clock source for PLL
WIDTH	3 - 10	3	Width of Serialization/Deserialization
REF_CLK_FREQ	5 - 1200	50	Reference clock frequency in MHz
OUT_CLK_FREQ	800 - 3200	1600	Output clock frequency in MHz
CLOCK_FORWARDING	TRUE, FALSE	FALSE	Clock forwarding option for O_SERDES
CLOCK_PHASE	0, 90, 180, 270	0	Clock phase for O_SERDES

Table 3: Parameters



# **Design Flow**

#### **IP Customization and Generation**

IO Configurator IP core is a part of the Raptor Design Suite Software. A customized memory can be generated from the Raptor's IP configuration window as shown in figure 11.




Figure 11: IP List



#### **Parameters Customization**

From the IP configuration window, the parameters of the IO Configurator can be configured and it's features can be enabled for generating a customized IP core that suits the user application requirements. All parameters are shown in Figure 12. In Figure 12, the module name specifies the name of both the Verilog file and the top-level IP name that will be generated based on configured parameters.




Figure 12: IP Configuration



# **Testbench**

#### **Test**

The testbench provided with IO Configurator is for O\_SERDES. In this test, random data is generated and fed to O\_SERDES design. 100 MHz clock is provided to design for simulation. Output results of this test are shown in Figure 13.




Figure 13: Simulation Results

#### **Simulation**

To run simulation, go to Simulate IP option as shown in Figure 14.




Figure 14: Simulate IP

#### Waveform

To view waveform, go to View waveform option as shown in Figure 15.






Figure 15: View Waveform



# **Revision History**

Date		Version	Revisions
May 9, 2024	'	0.1	Initial version IO Configurator User Guide