



FIR Generator (Beta Release)

Version 0.1

December 22, 2023

Copyright

Copyright © 2021 Rapid Silicon. All rights reserved. This document may not, in whole or part, be reproduced, modified, distributed, or publicly displayed without prior written consent from Rapid Silicon ("Rapid Silicon").

Trademarks

All Rapid Silicon trademarks are as listed at www.rapidsilicon.com. Synopsys and Synplify Pro are trademarks of Synopsys, Inc. Aldec and Active-HDL are trademarks of Aldec, Inc. Modelsim and Questa are trademarks or registered trademarks of Siemens Industry Software Inc. or its subsidiaries in the United States or other countries. All other trademarks are the property of their respective owners.

Disclaimers

NO WARRANTIES: THE INFORMATION PROVIDED IN THIS DOCUMENT IS "AS IS" WITHOUT ANY EXPRESS OR IMPLIED WARRANTY OF ANY KIND INCLUDING WARRANTIES OF ACCURACY, COMPLETENESS, MERCHANTABILITY, NONINFRINGEMENT OF INTELLECTUAL PROPERTY, OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT WILL RAPID SILICON OR ITS SUPPLIERS BE LIABLE FOR ANY DAMAGES WHATSOEVER (WHETHER DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL, INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OF OR INABILITY TO USE THE INFORMATION PROVIDED IN THIS DOCUMENT, EVEN IF RAPID SILICON HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. BECAUSE SOME JURISDICTIONS PROHIBIT THE EXCLUSION OR LIMITATION OF CERTAIN LIABILITY, SOME OF THE ABOVE LIMITATIONS MAY NOT APPLY TO YOU.

Rapid Silicon may make changes to these materials, specifications, or information, or to the products described herein, at any time without notice. Rapid Silicon makes no commitment to update this documentation. Rapid Silicon reserves the right to discontinue any product or service without notice and assumes no obligation to correct any errors contained herein or to advise any user of this document of any correction if such be made. Rapid Silicon recommends its customers obtain the latest version of the relevant information to establish that the information being relied upon is current and before ordering any products.

Contents

IP Summary	3
Introduction	3
Features	3
Overview	4
FIR Generator	4
IP Specification	5
Standards	5
IP Support Details	5
Parameters	5
Port List	6
Resource Utilization	6
Design Flow	7
IP Customization and Generation	7
Parameters Customization	8
Synthesis and PR	8
Test Bench	9
Release	10
Release History	10

IP Summary

Introduction

The FIR Generator IP stands as a versatile tool for crafting Finite Impulse Response (FIR) Filters, offering adaptability in the number of filter taps and coefficients. With a customizable input data width, it effortlessly accommodates a wide spectrum of signal widths. This generator is meticulously optimized for speed, enabling parallel computations and ensuring efficient signal processing across diverse applications. Its flexible design empowers users to tailor FIR filters precisely to their specifications, fostering a high level of customization for advanced signal processing tasks.

Features

- Configurable Input Data Width from 1 - 18.
- Support for up to 120 Coefficients and filter Stages.
- Supports loading coefficients from either a source file in .txt or .hex format, or enter manually in the IP Configurator Window.

Overview

FIR Generator

The FIR Generator IP (Finite Impulse Response Generator Intellectual Property) is a versatile and high-performance hardware module designed for implementing Finite Impulse Response (FIR) filters in digital signal processing applications. FIR filters are widely used in various fields, including communications, audio processing, image processing, and more, to perform filtering and convolution operations on digital signals. A block diagram for a top level FIR Filter generated from the FIR Generator IP is shown in Figure 1.




Figure 1: FIR Block Diagram

IP Specification

Standards

The FIR Generator soft IP supports the native interface with the standard DATA_IN and DATA_OUT ports along with the supporting clocks and reset signals in the port list.

IP Support Details

The Table 1 gives the support details for FIR Generator.

Compliance		IP Resources					Tool Flow		
Device	Interface	Source Files	Constraint File	Testbench	Simulation Model	Software Driver	Analyze and Elaboration	Simulation	Synthesis
GEMINI	Native	Verilog	-	Verilog	VVP	Iverilog	Raptor (Surelog)	Raptor (Icarus)	Raptor

Table 1: IP Details

Parameters

Table 2 lists the parameters of the FIR Generator.

Parameter	Values	Default Value	Description
INPUT WIDTH	1 - 18	18	Input Data Width
COEFFICIENTS	Up to 120 coefficients	-	Coefficients for the filter taps
COEFFICIENTS FILE	0 / 1	0	Grab coefficients from a .txt or .hex file or enter manually
FILE PATH	<path to the coefficients file>	0	Absolute Path of the .txt / .hex is located with coefficients
IP TYPE	-	FIRGEN	Type of Peripheral
IP VERSION	-	<ip_version>	Version of Peripheral
IP ID	-	<date_and_time>	Date and Time of the generated Peripheral

Table 2: Parameters

Note:

- *FILE PATH is only available when COEFFICIENTS FILE is selected.*
- *COEFFICIENTS is only available when COEFFICIENTS FILE is not selected.*

Port List

Table 3 lists the top interface ports of the FIR Generator.

Signal Name	I / O	Description
data_in {INPUT_WIDTH}	I	Data Input
data_out	O	Data Output
rst	I	Reset
clk	I	Common Clock for Synchronous Operation

Table 3: FIR Generator Interface

Resource Utilization

The parameters for computing the maximum and minimum resource utilization are given in Table 4, remaining parameters have been kept at their default values.

Tool	Raptor Design Suite			
FPGA Device	GEMINI			
Configuration			Resource Utilization	
Minimum Resource	Options	Configuration	Resources	Utilized
	INPUT WIDTH	1	DSPs	1
	COEFFICIENTS	1		
Maximum Resource	Options	Configuration	Resources	Utilized
	INPUT WIDTH	18	DSPs	120
	COEFFICIENTS	120		

Table 4: Resource Utilization

Design Flow

IP Customization and Generation

FIR Generator IP core is a part of the Raptor Design Suite Software. A customized FIR IP can be generated from the Raptor's IP configurator window as shown in Figure 2.




Figure 2: IP list

Parameters Customization

From the IP configuration window, the parameters of FIR Generator can be configured and IP features can be enabled for generating a FIR IP core that suits the user application requirement as shown in Figure 3. After IP Customization, the generated IP is made available to the user to be used in applications.




Figure 3: IP Configuration

Synthesis and PR

Raptor Suite is armed with tools for Synthesis and the generated post-synthesis net-lists can be viewed and analyzed from within the Raptor. The generated bit-stream can then be

uploaded on an FPGA device to be utilized in hardware applications.

Test Bench

The FIR Generator IP is tested and verified by utilizing unit level tests providing random data as the input and then the output from the FIR Generator IP is compared to a golden behavioral netlist.

Release

Release History

Date	Version	Revisions
December 22, 2023	0.1	Initial version FIR Generator User Guide Document