



# **IO CONFIGURATOR (Beta Release)**

Version 0.1

October 31, 2024

## Copyright

Copyright © 2021 Rapid Silicon. All rights reserved. This document may not, in whole or part, be reproduced, modified, distributed, or publicly displayed without prior written consent from Rapid Silicon ("Rapid Silicon").

## Trademarks

All Rapid Silicon trademarks are as listed at [www.rapidsilicon.com](http://www.rapidsilicon.com). Synopsys and Synplify Pro are trademarks of Synopsys, Inc. Aldec and Active-HDL are trademarks of Aldec, Inc. Modelsim and Questa are trademarks or registered trademarks of Siemens Industry Software Inc. or its subsidiaries in the United States or other countries. All other trademarks are the property of their respective owners.

## Disclaimers

NO WARRANTIES: THE INFORMATION PROVIDED IN THIS DOCUMENT IS "AS IS" WITHOUT ANY EXPRESS OR IMPLIED WARRANTY OF ANY KIND INCLUDING WARRANTIES OF ACCURACY, COMPLETENESS, MERCHANTABILITY, NONINFRINGEMENT OF INTELLECTUAL PROPERTY, OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT WILL RAPID SILICON OR ITS SUPPLIERS BE LIABLE FOR ANY DAMAGES WHATSOEVER (WHETHER DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL, INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OF OR INABILITY TO USE THE INFORMATION PROVIDED IN THIS DOCUMENT, EVEN IF RAPID SILICON HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. BECAUSE SOME JURISDICTIONS PROHIBIT THE EXCLUSION OR LIMITATION OF CERTAIN LIABILITY, SOME OF THE ABOVE LIMITATIONS MAY NOT APPLY TO YOU.

Rapid Silicon may make changes to these materials, specifications, or information, or to the products described herein, at any time without notice. Rapid Silicon makes no commitment to update this documentation. Rapid Silicon reserves the right to discontinue any product or service without notice and assumes no obligation to correct any errors contained herein or to advise any user of this document of any correction if such be made. Rapid Silicon recommends its customers obtain the latest version of the relevant information to establish that the information being relied upon is current and before ordering any products.

# Contents

<b>IP Summary</b>	<b>3</b>
Introduction . . . . .	3
Features . . . . .	3
<b>Overview</b>	<b>4</b>
IO Configurator . . . . .	4
<b>IP Specification</b>	<b>5</b>
IO Models . . . . .	5
IP Support Details . . . . .	12
Resource Utilization . . . . .	12
Port List . . . . .	13
Parameters . . . . .	17
<b>Design Flow</b>	<b>18</b>
IP Customization and Generation . . . . .	18
Parameters Customization . . . . .	19
Constraint File . . . . .	20
<b>Testbench</b>	<b>22</b>
Test . . . . .	22
Simulation . . . . .	22
Waveform . . . . .	22
<b>Revision History</b>	<b>24</b>

# IP Summary

## Introduction

The IO tile in the FPGA supports the Buffers, Delays, SerDes and DDR primitives which user can instantiate in the design. The IO Configurator allows the user to generate a wrapper with all the necessary IO components connected together to facilitate the ease of design. Using this IP, user can quickly generate the code required to use an IO Primitive in their design. The generated wrapper would include the required IO Buffer and clock generation.

## Features

- Support multiple IO models including Buffers, Delays, SerDes and DDR.
- Support four types of Buffers. i.e. Single\_Ended, Differential, Tri-state and Differential-Tri-state.
- Support Pull-up and Pull-down resistor to make logic low/high in the absence of an external connection.
- Support SDR data rate for SerDes.
- Support multiple operation modes for SerDes like Dynamic Phase Alignment and Clock Data Recovery.
- Support width from 3 to 10 for Serialization/ Deserialization in SerDes.
- Support multiple clock sourcing option for SerDes, Delays and DDR.
- Support user defined input clock frequency for SerDes.
- Support clock forwarding and clock phase for O\_SERDES.
- Support Static and Dynamic delay adjustment for Delays.
- Support 0 to 63 tap delay values for Delays.
- Support multiple IO\_DELAYs combinations generation and control.

# Overview

## IO Configurator

The IO Configurator IP Core is a versatile tool for configuring IO Primitives. By offering pre-defined and configurable IO models, it eliminates the need for manual design and verification of low-level circuitry. It saves significant development time and effort. This flexibility allows users to tailor the IP core to their specific application needs. It streamlines the integration process and boosting development efficiency.




Figure 1: IO Configurator Block Diagram

# IP Specification

IO Configurator provides a library of pre-defined and configurable IO models that act as building blocks for common IO functionalities. These models cover a wide range of functionalities: buffers (CLK\_BUF, I\_BUF, O\_BUF) ensure clean and clear clock and data signals, delays (I\_DELAY, O\_DELAY) provide precise timing adjustments for optimal performance, DDR interfaces (I\_DDR, O\_DDR) maximize data transfer speeds, and serializers/deserializers (I\_SERDES, O\_SERDES) efficiently convert data formats for long-distance transmission. Each model is configurable and empowers user to create a customized IO solution that aligns user requirements.

## IO Models

Each IO model is described as:

- **CLK\_BUF:**

Clock Buffer is an IO component designed for managing clock signals within an FPGA. It receives a clock signal from an input buffer, and provides a buffered version of that signal for internal use. It may also support Pull-up or Pull-down resistor. These resistors can eliminate the need for external resistors on the circuit board, simplifying the design and reducing component count.




Figure 2: CLK\_BUF

- **I\_BUF:**

Input Buffer is an IO component which allows the signals to be received from output of the FPGA. The input buffer may support various voltage standards. These voltage standards must be set using a physical constraint file provided by the user. User may configure I\_BUF as a Single Ended or Differential. I\_BUF may also support Pull-up or Pull-down resistor. These resistors may replace an external resistor on the board.




Figure 3: I\_BUF

- **I\_DELAY:**

Input Delay is a digital circuit used to introduce a controlled time delay to an incoming input data signal. It can be used to adjust the arrival time of the input signal relative to the clock edge. User may generate up to 40 instances for single ended ports and 20 instances for differential ports. Only one instance can be selected and its delay adjusted at a time using SEL\_DLY port. It supports Static and Dynamic Delay. With Static Delay, user can set a constant delay value and load it while with Dynamic Delay, user can control delay through the Fabric and load it. By providing Tap Delay Value, user may add delay to the input signal. One tap delay value is equal to 51.56 ps. User may provide clock source for I\_DELAY.




Figure 4: I\_DELAY

**Caution:** To specify the connections and placement of I\_DELAY instances on IOPAD, user must provide a constraint file using the PORTS\_FILE parameter. Ports should be named as HR\_1\_0\_0P, HR\_1\_1\_0N,... and so on.

**Pin Name:**(<bank> + <single\_ended\_pin\_number> + <differential\_pin\_number>)

- **I\_DELAY+I\_SERDES:**

The I\_DELAY+I\_SERDES is a digital circuit designed to introduce a controlled delay to an input signal of an I\_SERDES. This delay can be used to align the signal's arrival time with a clock edge. I\_DELAY adds delay to input signal and I\_SERDES converts serial to parallel data. User may generate up to 40 instances for single ended ports and 20 instances for differential ports. Only one instance can be selected and its delay adjusted at a time using SEL\_DLY port. The delay can be configured in two ways:

**Static Delay:** Set a fixed delay using the DELAY parameter.

**Dynamic Delay:** Adjust the delay dynamically using the DLY\_ADJ and DLY\_INCDEC ports.




Figure 5: I\_DELAY+I\_SERDES

**Caution:** To specify the connections and placement of I\_DELAY+I\_SERDES instances on IOPAD, user must provide a constraint file using the PORTS\_FILE parameter. Ports should be named as HR\_1\_0\_0P, HR\_1\_1\_0N,... and so on.

**Pin Name:**(<bank> + <single\_ended\_pin\_number> + <differential\_pin\_number>)

- **I\_DELAY+I\_DDR:**

The I\_DELAY+I\_DDR is a digital circuit designed to introduce a controlled delay to an input signal of an I\_DDR. This delay can be used to align the signal's arrival time with a clock edge. I\_DELAY adds delay to input signal and I\_DDR converts single data rate to double data rate. User may generate up to 40 instances for single ended ports and 20 instances for differential ports. Only one instance can be selected and its delay adjusted at a time using SEL\_DLY port. The delay can be configured in two ways:

**Static Delay:** Set a fixed delay using the DELAY parameter.

**Dynamic Delay:** Adjust the delay dynamically using the DLY\_ADJ and DLY\_INCDEC ports.




Figure 6: I\_DELAY+I\_DDR

**Caution:** To specify the connections and placement of I\_DELAY+I\_DDR instances on IOPAD, user must provide a constraint file using the PORTS\_FILE parameter. Ports



should be named as HR\_1\_0\_0P, HR\_1\_1\_0N,... and so on.

**Pin Name:**(<bank> + <single\_ended\_pin\_number> + <differential\_pin\_number>)

- **I\_DDR:**

Input Double Data Rate is a type of input primitive used to facilitate high-speed data transfers. The key advantage of an I\_DDR interface is its ability to transfer data on both the rising and falling edges of the clock signal. User may configure I\_DDR by providing clock source and Pull-up and Pull-down resistor to replace on-board resistors.




Figure 7: I\_DDR

- **I\_SERDES:**

I\_SERDES is a digital circuit used for converting an incoming serial data stream into parallel data for FPGA. It converts the data on single clock cycle (SDR). Users have flexibility in choosing the clock source for I\_SERDES. It can be provided by an internal Phase-Locked Loop (PLL) for precise timing control, or directly from an external input pin (IOPAD) for interfacing with existing clock signals. User may configure I\_SERDES by providing delay adjustment and data width for serialization.




Figure 8: I\_SERDES

- **O\_BUF:**

Output Buffer is an IO component designed to drive signals from the internal logic of an FPGA to external devices. The output buffer may support various voltage standards. These voltage standards must be set using a physical constraint file provided by the user. User may configure four types of output buffers.i.e Single Ended, Differential,

Tri-State or Differential Tri-State Buffer. O\_BUF may also support Pull-up or Pull-down resistor. These resistors may replace an external resistor on the board.




Figure 9: O\_BUF

- **O\_DELAY:**

Output Delay is a digital circuit used to introduce a controlled time delay to an outgoing signal from the FPGA. It can be used to adjust the forwarding time of the output signal relative to the clock edge. User may generate up to 40 instances for single ended ports and 20 instances for differential ports. Only one instance can be selected and its delay adjusted at a time using SEL\_DLY port. It supports Static and Dynamic Delay. With Static Delay, user can set a constant delay value and load it while with Dynamic Delay, user can control delay through the Fabric and load it. By providing Tap Delay Value, user may add delay to the output signal. One tap delay value is equal to 51.56 ps. User may provide clock from PLL or IOPAD to O\_DELAY.




Figure 10: O\_DELAY

**Caution:** To specify the connections and placement of O\_DELAY instances on IOPAD, user must provide a constraint file using the PORTS\_FILE parameter. Ports should be named as HR\_1\_0\_0P, HR\_1\_1\_0N,... and so on.

**Pin Name:** (<bank> + <single\_ended\_pin\_number> + <differential\_pin\_number>)

- **O\_DELAY+O\_SERDES:**

The O\_DELAY+O\_SERDES is a digital circuit designed to introduce a controlled delay to an output signal of an O\_SERDES. This delay can be used to align the signal's departure time with a clock edge. O\_SERDES converts parallel to serial data and O\_DELAY adds delay to output signal. User may generate up to 40 instances for single ended ports and 20 instances for differential ports. Only one instance can be selected and its delay adjusted at a time using SEL\_DLY port. The delay can be configured in two ways:

**Static Delay:** Set a fixed delay using the DELAY parameter.

**Dynamic Delay:** Adjust the delay dynamically using the DLY\_ADJ and DLY\_INCDEC ports.




Figure 11: O\_DELAY+O\_SERDES

**Caution:** To specify the connections and placement of O\_DELAY+O\_SERDES instances on IOPAD, user must provide a constraint file using the PORTS\_FILE parameter. Ports should be named as HR\_1\_0\_0P, HR\_1\_1\_0N,... and so on.

**Pin Name:**(<bank> + <single\_ended\_pin\_number> + <differential\_pin\_number>)

- **O\_DELAY+O\_DDR:**

The O\_DELAY+O\_DDR is a digital circuit designed to introduce a controlled delay to an output signal of an O\_DDR. This delay can be used to align the signal's departure time with a clock edge. O\_DDR converts double to single data rate and O\_DELAY adds delay to output signal. User may generate up to 40 instances for single ended ports and 20 instances for differential ports. Only one instance can be selected and its delay adjusted at a time using SEL\_DLY port. The delay can be configured in two ways:

**Static Delay:** Set a fixed delay using the DELAY parameter.

**Dynamic Delay:** Adjust the delay dynamically using the DLY\_ADJ and DLY\_INCDEC ports.




Figure 12: O\_DELAY+O\_DDR

**Caution:** To specify the connections and placement of O\_DELAY+O\_DDR instances on IOPAD, user must provide a constraint file using the PORTS\_FILE parameter. Ports

should be named as HR\_1\_0\_0P, HR\_1\_1\_0N,... and so on.

**Pin Name:**(<bank> + <single\_ended\_pin\_number> + <differential\_pin\_number>)

- **O\_DDR:**

Output Double Data Rate is a type of output primitive to facilitate high-speed data transfers from FPGA to the external world. The key advantage of an O\_DDR interface is its ability to transfer data on both the rising and falling edges of the clock signal. User may provide clock from PLL or IOPAD. There is also an option to add Pull-up or Pull-down resistor to replace on-board resistors.




Figure 13: O\_DDR

- **O\_SERDES:**

O\_SERDES is a digital circuit used for converting parallel data streams generated within FPGA into a serial data stream. It converts the data on single clock cycle (SDR). Users have flexibility in choosing the clock source for O\_SERDES. It can be provided by an internal Phase-Locked Loop (PLL) for precise timing control, or directly from an external input pin (IOPAD) for interfacing with existing clock signals. O\_SERDES offers additional configuration options like Delay adjustment, clock forwarding and data width for deserialization.




Figure 14: O\_SERDES

## IP Support Details

The Table 1 gives the support details for IO Configurator.

Compliance		IP Resources				Tool Flow		
Device	Interface	Source Files	Constraint File	Testbench	Simulation Model	Analyze and Elaboration	Simulation	Synthesis
VIRGO	Native	Verilog	-	Verilog	-	Raptor	Raptor	Raptor

Table 1: Support Details

## Resource Utilization

The resource utilization of the IO Configurator IP Core depends directly on the selected IO Model.

## Ports

Table 2 lists the top interface ports of the IO Configurator.

Signal Name	Width	I/O	Description
<b>CLK_BUF</b>			
IOPAD_I	1	I	Input signal coming from IOPAD
FABRIC_O	1	O	Output Signal for FABRIC
<b>I_BUF</b>			
IOPAD_I_P	1	I	Positive end differential input signal
IOPAD_I_N	1	I	Negative end differential input signal
IOPAD_I	1	I	Input signal from IOPAD
FABRIC_EN	1	I	Input enable signal
FABRIC_O	1	O	Output Signal for FABRIC
<b>I_DELAY</b>			
IOPAD_CLK	1	I	Input clock from IOPAD
IOPAD_PLL_REF_CLK	1	I	PLL reference clock from IOPAD
FABRIC_RST	1	I	Active-high reset
SEL_DLY	$\text{clog2}\langle\text{NUM\_IDLY}\rangle$	I	Input select signal
IOPAD_DATA_IN	$\langle\text{NUM\_IDLY}\rangle$	I	Input signal from IOPAD
IOPAD_DATA_IN_P	$\langle\text{NUM\_IDLY}\rangle$	I	Positive input signal from IOPAD
IOPAD_DATA_IN_N	$\langle\text{NUM\_IDLY}\rangle$	I	Negative input signal from IOPAD
FABRIC_DLY_LOAD	$\langle\text{NUM\_IDLY}\rangle$	I	Delay load input
FABRIC_DLY_ADJ	$\langle\text{NUM\_IDLY}\rangle$	I	Delay adjust input
FABRIC_DLY_INCDEC	$\langle\text{NUM\_IDLY}\rangle$	I	Delay increment / decrement input
FABRIC_DLY_TAP_VALUE	$6 * \langle\text{NUM\_IDLY}\rangle$	O	Delay tap value output
FABRIC_DATA_OUT	$\langle\text{NUM\_IDLY}\rangle$	O	Output Signal for FABRIC
<b>I_DELAY+I_SERDES</b>			
IOPAD_CLK	1	I	Input clock from IOPAD
IOPAD_PLL_REF_CLK	1	I	PLL reference clock from IOPAD
FABRIC_RST	1	I	Active-high reset
FABRIC_CLK_OUT	$\langle\text{NUM\_IDLY}\rangle$	O	Clock out from each I_SERDES
FABRIC_DPA_LOCK	$\langle\text{NUM\_IDLY}\rangle$	O	DPA lock from each I_SERDES
FABRIC_DPA_ERROR	$\langle\text{NUM\_IDLY}\rangle$	O	DPA error from each I_SERDES
FABRIC_DATA_VALID	$\langle\text{NUM\_IDLY}\rangle$	O	Valid signal from each I_SERDES
FABRIC_EN	$\langle\text{NUM\_IDLY}\rangle$	I	Separate signal to each I_SERDES
FABRIC_BITSLIP_ADJ	$\langle\text{NUM\_IDLY}\rangle$	I	Bitslip enable signal to each I_SERDES
SEL_DLY	$\text{clog2}\langle\text{NUM\_IDLY}\rangle$	I	Input select signal for I_DELAY
IOPAD_SDATA	$\langle\text{NUM\_IDLY}\rangle$	I	Serial input signal from IOPAD
IOPAD_SDATA_P	$\langle\text{NUM\_IDLY}\rangle$	I	Serial positive input signal
IOPAD_SDATA_N	$\langle\text{NUM\_IDLY}\rangle$	I	Serial negative input signal
FABRIC_DLY_LOAD	$\langle\text{NUM\_IDLY}\rangle$	I	Delay load input
FABRIC_DLY_ADJ	$\langle\text{NUM\_IDLY}\rangle$	I	Delay adjust input
FABRIC_DLY_INCDEC	$\langle\text{NUM\_IDLY}\rangle$	I	Delay increment / decrement input

Signal Name	Width	I/O	Description
FABRIC_DLY_TAP_VALUE	6 * <NUM_IDLY>	0	Delay tap value output
FABRIC_PDATA_OUT	WIDTH*NUM_IDLY	0	Output Signal for FABRIC
<b>I_DELAY+I_DDR</b>			
IOPAD_SDIN	<NUM_IDLY>	I	Input single data from IOPAD
IOPAD_SDIN_P	<NUM_IDLY>	I	Positive single data from IOPAD
IOPAD_SDIN_N	<NUM_IDLY>	I	Negative single data from IOPAD
IOPAD_CLK	1	I	Input clock from IOPAD
IOPAD_PLL_REF_CLK	1	I	Input PLL reference clock from IOPAD
FABRIC_EN	<NUM_IDLY>	I	Separate signal to each I_DDR
FABRIC_RST	1	I	Active-high reset
SEL_DLY	clog2<NUM_IDLY>	I	Input select signal for I_DELAY
FABRIC_DLY_LOAD	<NUM_IDLY>	I	Delay load input
FABRIC_DLY_ADJ	<NUM_IDLY>	I	Delay adjust input
FABRIC_DLY_INCDEC	<NUM_IDLY>	I	Delay increment / decrement input
FABRIC_DLY_TAP_VALUE	6 * <NUM_IDLY>	0	Delay tap value output
FABRIC_DD_OUT	2*NUM_IDLY	0	Double data signal for FABRIC
<b>I_DDR</b>			
IOPAD_CLK	1	I	Input clock from IOPAD
IOPAD_PLL_REF_CLK	1	I	Input PLL reference clock from IOPAD
IOPAD_SDIN	1	I	Input single data from IOPAD
FABRIC_R	1	I	Active-low asynchronous reset
FABRIC_E	1	I	Active-high enable
FABRIC_DD_OUT	2	0	Output double data to FABRIC
<b>I_SERDES</b>			
IOPAD_SDATA	1	I	Input serial data from IOPAD
IOPAD_CLK	1	I	Input clock from IOPAD
IOPAD_PLL_REF_CLK	1	I	PLL reference clock from IOPAD
FABRIC_RX_RST	1	I	Active-low asynchronous reset
FABRIC_BITSLIP_ADJ	1	I	Synchronizes incoming data stream
FABRIC_EN	1	I	Input enable
FABRIC_CLK_IN	1	I	Input clock from FABRIC
FABRIC_CLK_OUT	1	0	Output clock
FABRIC_PDATA_OUT	<WIDTH>	0	Parallel output data
FABRIC_DATA_VALID	1	0	Output valid signal
FABRIC_DPA_LOCK	1	0	Delay Phase Alignment lock output
FABRIC_DPA_ERROR	1	0	Delay Phase Alignment error output
FABRIC_DLY_LOAD	1	I	Delay load input
FABRIC_DLY_ADJ	1	I	Delay adjust input
FABRIC_DLY_INCDEC	1	I	Delay increment / decrement input
FABRIC_DLY_TAP_VALUE	6	0	Delay tap value output
<b>O_BUF</b>			
FABRIC_I	1	I	Input signal from FABRIC

Signal Name	Width	I/O	Description
FABRIC_T	1	I	Tri-state input from FABRIC
IOPAD_O	1	O	Output signal to IOPAD
IOPAD_O_P	1	O	Negative end differential output
IOPAD_O_N	1	O	Negative end differential output
<b>O_DELAY</b>			
IOPAD_CLK	1	I	Input clock from IOPAD
IOPAD_PLL_REF_CLK	1	I	PLL reference clock from IOPAD
FABRIC_RST	1	I	Active-high reset
SEL_DLY	$\text{clog2}\langle\text{NUM\_ODLY}\rangle$	I	Input select signal for O_DELAY
FABRIC_DATA_IN	$\langle\text{NUM\_ODLY}\rangle$	I	Input signal from FABRIC
FABRIC_DATA_IN_P	$\langle\text{NUM\_ODLY}\rangle$	I	Positive signal from FABRIC
FABRIC_DATA_IN_N	$\langle\text{NUM\_ODLY}\rangle$	I	Negative signal from FABRIC
FABRIC_DLY_LOAD	$\langle\text{NUM\_ODLY}\rangle$	I	Delay load input
FABRIC_DLY_ADJ	$\langle\text{NUM\_ODLY}\rangle$	I	Delay adjust input
FABRIC_DLY_INCDEC	$\langle\text{NUM\_ODLY}\rangle$	I	Delay increment / decrement input
FABRIC_DLY_TAP_VALUE	$6*\text{NUM\_ODLY}$	O	Delay tap value output
IOPAD_DATA_OUT	$\langle\text{NUM\_ODLY}\rangle$	O	Output Signal to IOPAD
<b>O_DELAY+O_SERDES</b>			
IOPAD_CLK	1	I	Input clock from IOPAD
FABRIC_CLK	1	I	Input clock from FABRIC
IOPAD_PLL_REF_CLK	1	I	PLL reference clock from IOPAD
FABRIC_RST	1	I	Active-high reset
SEL_DLY	$\text{clog2}\langle\text{NUM\_ODLY}\rangle$	I	Input select signal for O_DELAY
FABRIC_PDATA	$\text{WIDTH}*\text{NUM\_ODLY}$	I	Parallel input from FABRIC
IOPAD_SDATA	$\langle\text{NUM\_ODLY}\rangle$	O	Serial data to IOPAD
IOPAD_SDATA_P	$\langle\text{NUM\_ODLY}\rangle$	O	Serial positive data to IOPAD
IOPAD_SDATA_N	$\langle\text{NUM\_ODLY}\rangle$	O	Serial negative data to IOPAD
FABRIC_OE_IN	$\langle\text{NUM\_ODLY}\rangle$	I	Output enable input signal
FABRIC_DLY_LOAD	$\langle\text{NUM\_ODLY}\rangle$	I	Delay load input
FABRIC_DLY_ADJ	$\langle\text{NUM\_ODLY}\rangle$	I	Delay adjust input
FABRIC_DLY_INCDEC	$\langle\text{NUM\_ODLY}\rangle$	I	Delay increment / decrement input
FABRIC_DLY_TAP_VALUE	$6*\text{NUM\_ODLY}$	O	Delay tap value output
<b>O_DELAY+O_DDR</b>			
IOPAD_CLK	1	I	Input clock from IOPAD
IOPAD_PLL_REF_CLK	1	I	PLL reference clock from IOPAD
FABRIC_RST	1	I	Active-high reset
FABRIC_EN	$\langle\text{NUM\_ODLY}\rangle$	I	Separate enable signal to each O_DDR
SEL_DLY	$\text{clog2}\langle\text{NUM\_ODLY}\rangle$	I	Input select signal for O_DELAY
FABRIC_DD_IN	$2*\text{NUM\_ODLY}$	I	Double data input from FABRIC
IOPAD_SD_OUT	$\langle\text{NUM\_ODLY}\rangle$	O	Single data to IOPAD
IOPAD_SD_OUT_P	$\langle\text{NUM\_ODLY}\rangle$	O	Single positive data to IOPAD
IOPAD_SD_OUT_N	$\langle\text{NUM\_ODLY}\rangle$	O	Single data negative to IOPAD



Signal Name	Width	I/O	Description
FABRIC_DLY_LOAD	<NUM_ODLY>	I	Delay load input
FABRIC_DLY_ADJ	<NUM_ODLY>	I	Delay adjust input
FABRIC_DLY_INCDEC	<NUM_ODLY>	I	Delay increment / decrement input
FABRIC_DLY_TAP_VALUE	6*NUM_ODLY	O	Delay tap value output
<b>O_DDR</b>			
IOPAD_CLK	1	I	Input clock from IOPAD
IOPAD_PLL_REF_CLK	1	I	PLL reference clock from IOPAD
FABRIC_DD_IN	2	I	Double input data from FABRIC
FABRIC_R	1	I	Active-low asynchronous reset
FABRIC_E	1	I	Active-high enable
IOPAD_SD_OUT	1	I	Single output data to IOPAD
<b>O_SERDES</b>			
IOPAD_CLK	1	I	Input clock from IOPAD
IOPAD_PLL_REF_CLK	1	I	PLL reference clock from IOPAD
FABRIC_PDATA	<WIDTH>	I	Parallel input data from FABRIC
FABRIC_RST	1	I	Active-low asynchronous reset
FABRIC_LOAD_WORD	1	I	Load word input
FABRIC_CLK_IN	1	I	Input clock from FABRIC
FABRIC_OE	1	I	Output enable signal
IOPAD_CLK_OUT	1	O	Output clock
IOPAD_SDATA	1	O	Serial output data
FABRIC_DLY_LOAD	1	I	Delay load input
FABRIC_DLY_ADJ	1	I	Delay adjust input
FABRIC_DLY_INCDEC	1	I	Delay increment / decrement input
FABRIC_DLY_TAP_VALUE	6	O	Delay tap value output

Table 2: Port List

## Parameters

Table 3 lists the parameters of the IO Configurator.

Parameter	Values	Default	Description
IO_MODEL	CLK_BUF, I_BUF, I_DELAY, I_DELAY+I_SERDES, I_DELAY+I_DDR, I_DDR, I_SERDES, O_BUF, O_DELAY, O_DELAY+O_SERDES, O_DELAY+O_DDR, O_DDR, O_SERDES	CLK_BUF	IO Primitive
IO_TYPE	SINGLE_ENDED, DIFFERENTIAL, TRI_STATE, DIFF_TRI_STATE	SINGLE_ENDED	Type of IO
IO_MODE	NONE, PULLUP, PULLDOWN	NONE	Pullup/Pulldown resistor enabling
BANK_SELECT	HR_1, HR_2, HR_3, HR_5, HP_1, HP_2	HR_1	Bank selection for IO mapping
PORTS_FILE	<file_path>	-	Ports file required to map specific IO to specific location.
NUM_IDLY	1 - 40	1	Number of I_DELAYS
NUM_ODLY	1 - 40	1	Number of O_DELAYS
DIFF_TERMINATION	TRUE, FALSE	TRUE	Enable differential termination
SLEW_RATE	SLOW, FAST	SLOW	Transition rate for LVCMOS standards
DRIVE_STRENGTH	2, 4, 6, 8, 12, 16	2	Drive strength in mA for LVCMOS standards
DELAY	0 - 63	0	Tap delay value
DELAY_ADJUST	TRUE, FALSE	TRUE	Delay adjustment for input/output
DELAY_TYPE	STATIC, DYNAMIC	STATIC	Delay Type for input/output
DATA_RATE	SDR	SDR	Data rate for SERDES
OP_MODE	NONE, DPA, CDR	NONE	Operation mode for SERDES
CLOCKING	RX_CLOCK, PLL	RX_CLOCK	Clock source for IO Model
CLOCKING_SOURCE	LOCAL_OSCILLATOR, RX_IO_CLOCK	LO- CAL_OSCILLATOR	Clock source for PLL
WIDTH	3 - 10	3	Width of Serialization/Deserialization
REF_CLK_FREQ	5 - 1200	50	Reference clock frequency in MHz
OUT_CLK_FREQ	800 - 3200	1600	Output clock frequency in MHz
CLOCK_FORWARDING	TRUE, FALSE	FALSE	Clock forwarding option for O_SERDES
CLOCK_PHASE	0, 90, 180, 270	0	Clock phase for O_SERDES

Table 3: Parameters

# Design Flow

## IP Customization and Generation

IO Configurator IP core is a part of the Raptor Design Suite Software. A customized memory can be generated from the Raptor's IP configuration window as shown in figure 15.




Figure 15: IP List

## Parameters Customization

From the IP configuration window, the parameters of the IO Configurator can be configured and its features can be enabled for generating a customized IP core that suits the user application requirements. All parameters are shown in Figure 16. In Figure 16, the module name specifies the name of both the Verilog file and the top-level IP name that will be generated based on configured parameters.

**io\_configurator**

Documentation IP Location

Module Name:

**Image**

Block diagram showing I\_SERDES component with signals: TXD[0:3], TXCLK, RXCLK, RXD[0:3], and I2C[0:3].

**Configure IP**

IO\_MODEL: I\_SERDES

IO\_MODE: NONE

DATA\_RATE: SDR

OP\_MODE: NONE

CLOCKING: PLL

CLOCKING\_SOURCE: LOCAL\_OSCILLATOR

DELAY\_ADJUST: TRUE

DELAY\_TYPE: STATIC

DELAY [0, 63]:

WIDTH [3, 10]:

OUT\_CLK\_FREQ [800, 3200]:

**Summary**

IO\_MODEL: I\_SERDES

IO\_MODE: No internal pull-up or pull-down resistor enabled

LOCAL\_OSCILLATOR: 40 MHz

OUTPUT\_CLOCK\_FREQUENCY: 1600 MHz

CLOCK: Local Oscillator clock feeds into a PLL

DATA\_RATE: Transferring data on one clock cycle

Restore Defaults Generate IP Cancel

Figure 16: IP Configuration

## Constraint File

Raptor Design Suite supports two types of constraint files to customize design. To create constraint file: Project > Project Settings > Design Constraints > Create File.

- **Physical Constraints (\*.pin):** This file defines how design signals are mapped to specific physical pins on the FPGA device. To create (\*.pin) file, select pin as a File type and specify File name of the physical constraint file as shown in Figure 17.




Figure 17: Physical Constraint File

To configure (\*.pin) file, go to: Tools > Pin Planner. New IO Ports tap will be displayed as shown in Figure 18.

IO Ports						
Name	Dir	Package Pin	Mode	Internal pins	Type	
Design ports						
IOPAD_CLK	Input	HR_1_0_0P	MODE_BP_SDR_A_RX	g2f_rx_in[0]_A	LOGIC	
IOPAD_I	Input	HR_1_2_1P	MODE_BP_SDR_A_RX	g2f_rx_in[0]_A	LOGIC	
FABRIC_D...	Input	HR_1_4_2P	MODE_BP_SDR_A_RX	g2f_rx_in[0]_A	LOGIC	
FABRIC_O	Output	HR_1_6_3P	MODE_BP_SDR_A_TX	f2g_tx_out[0]_A	LOGIC	

Figure 18: IO Ports

- **Timing Constraints (\*.sdc):** This file specifies critical timing requirements for user design. To create (\*.sdc) file, select sdc as a File type and specify File name of the timing constraint file as shown in Figure 19.




Figure 19: Timing Constraint File

# Testbench

## Test

The testbench provided with IO Configurator is for O\_SERDES. In this test, random data is generated and fed to O\_SERDES design. 100 MHz clock is provided to design for simulation. Output results of this test are shown in Figure 20.




Figure 20: Simulation Results

## Simulation

To run simulation, go to Simulate IP option as shown in Figure 21.




Figure 21: Simulate IP

## Waveform

To view waveform, go to View waveform option as shown in Figure 22.




Figure 22: View Waveform



# Revision History

Date	Version	Revisions
October 31, 2024	0.1	Initial version IO Configurator User Guide