



AXI4-Lite GPIO (Beta Release)

Version 1.0

April 19, 2023

Copyright

Copyright © 2021 Rapid Silicon. All rights reserved. This document may not, in whole or part, be reproduced, modified, distributed, or publicly displayed without prior written consent from Rapid Silicon ("Rapid Silicon").

Trademarks

All Rapid Silicon trademarks are as listed at www.rapidsilicon.com. Synopsys and Synplify Pro are trademarks of Synopsys, Inc. Aldec and Active-HDL are trademarks of Aldec, Inc. Modelsim and Questa are trademarks or registered trademarks of Siemens Industry Software Inc. or its subsidiaries in the United States or other countries. All other trademarks are the property of their respective owners.

Disclaimers

NO WARRANTIES: THE INFORMATION PROVIDED IN THIS DOCUMENT IS "AS IS" WITHOUT ANY EXPRESS OR IMPLIED WARRANTY OF ANY KIND INCLUDING WARRANTIES OF ACCURACY, COMPLETENESS, MERCHANTABILITY, NONINFRINGEMENT OF INTELLECTUAL PROPERTY, OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT WILL RAPID SILICON OR ITS SUPPLIERS BE LIABLE FOR ANY DAMAGES WHATSOEVER (WHETHER DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL, INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OF OR INABILITY TO USE THE INFORMATION PROVIDED IN THIS DOCUMENT, EVEN IF RAPID SILICON HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. BECAUSE SOME JURISDICTIONS PROHIBIT THE EXCLUSION OR LIMITATION OF CERTAIN LIABILITY, SOME OF THE ABOVE LIMITATIONS MAY NOT APPLY TO YOU.

Rapid Silicon may make changes to these materials, specifications, or information, or to the products described herein, at any time without notice. Rapid Silicon makes no commitment to update this documentation. Rapid Silicon reserves the right to discontinue any product or service without notice and assumes no obligation to correct any errors contained herein or to advise any user of this document of any correction if such be made. Rapid Silicon recommends its customers obtain the latest version of the relevant information to establish that the information being relied upon is current and before ordering any products.

Contents

| | |
|---|-----------|
| IP Summary | 3 |
| Introduction | 3 |
| Features | 3 |
| Overview | 4 |
| AXIL GPIO | 4 |
| IP Specification | 5 |
| Standards | 6 |
| IP Support Details | 6 |
| Resource Utilization | 7 |
| Design Flow | 8 |
| IP Customization and Generation | 8 |
| Parameters Customization | 9 |
| Example Design | 10 |
| Overview | 10 |
| Simulating the Example Design | 10 |
| Synthesis and PR | 10 |
| Test Bench | 11 |
| Release | 12 |
| Release History | 12 |

IP Summary

Introduction

GPIO stands for General-Purpose Input/Output. It refers to a type of interface found on microcontrollers and single-board computers that allows them to connect to and interact with a wide variety of external devices. GPIO pins can be configured to function as either inputs or outputs, and they can be used to read digital signals or generate digital signals, respectively. This allows them to be used for a wide range of applications, such as controlling LEDs, reading buttons, and communicating with sensors. This GPIO IP is AXILite compliant and hence can be used in a bunch of AXI based systems.

Features

- Configurable data width selection between 32 and 64 bits.
- Configurable address width from 8 to 16.
- Independent read and write channels in HDL.
- Supports the AXI4-Lite interface specification.

Overview

AXIL GPIO

AXI GPIO provides the flexibility of configuring each pin as either an input or an output port, and it is capable of driving signals at a wide range of voltages. The IP core also supports interrupts, which can be used to notify the processor when an input signal changes state. The AXI GPIO IP core is a commonly used IP block in FPGA-based designs, and it is available from a wide range of vendors. The IP core is typically delivered in a hardware description language (HDL), such as Verilog or VHDL, which can be used to customize the core to meet specific design requirements. A block diagram for the AXI-Lite GPIO IP is shown in Figure 1.




Figure 1: AXIL GPIO Block Diagram

IP Specification

AXIL GPIO IP is an intellectual property (IP) core that enables designers to easily integrate General Purpose Input/Output (GPIO) pins into their FPGA and SoC designs. GPIO pins are commonly used in digital systems to connect peripheral devices such as buttons, sensors, and actuators. These pins can be configured as either inputs or outputs, and their state can be changed dynamically through software. The AXIL GPIO IP provides a simple interface to control GPIO pins through the Advanced eXtensible Interface (AXI) bus, a widely-used interface for connecting IP cores in FPGAs and SoCs. The IP core provides flexible configurations that allow GPIO pins to be configured for a wide range of applications. For example, designers can configure GPIO pins to operate as pulse generators, level detectors, or edge detectors.

The AXIL GPIO IP also supports multiple interrupt sources, which allows the designer to configure interrupts based on various events, such as a rising or falling edge on a particular GPIO pin. Interrupts are an essential feature for many applications, especially those that require real-time processing. The AXIL GPIO IP is easy to integrate into a variety of FPGA and SoC designs and supports software programming interfaces such as C/C++ and Verilog. This allows the designer to develop software that can interface with the GPIO pins, making it straightforward to control and monitor the state of the pins. The internal block diagram can be seen in Figure 2.




Figure 2: AXIL GPIO Internal Diagram

Standards

The AXI4-Lite interface is compliant with the AMBA® AXI Protocol Specification.

IP Support Details

The Table 1 gives the support details for AXIL GPIO.

| Compliance | | IP Resources | | | | | Tool Flow | | |
|------------|-----------|--------------|-----------------|-------------|------------------|-----------------|-------------------------|------------|-----------|
| Device | Interface | Source Files | Constraint File | Testbench | Simulation Model | Software Driver | Analyze and Elaboration | Simulation | Synthesis |
| GEMINI | AXI4 Lite | Verilog | SDC | Verilog / C | SoC / LiteX | Icarus | Raptor | Raptor | Raptor |

Table 1: IP Details

Parameters

Table 2 lists the parameters of the AXIL GPIO.

| Parameter | Values | Default Value | Description |
|------------|--------|---------------|------------------------|
| ADDR WIDTH | 8 - 16 | 16 | Address Width for GPIO |
| DATA WIDTH | 32, 64 | 32 | Data Width for GPIO |

Table 2: Parameters

Port List

Table 3 lists the top interface ports of the AXIL GPIO.

| Signal Name | I/O | Description |
|-------------------------------|-----|-------------------------------------|
| AXI Clock and Reset | | |
| CLK | I | System Clock |
| RSTN | I | Active High Reset |
| Write Address Channel | | |
| AWADDR | I | AXI4-Lite write address |
| AWPROT | I | AXI4-Lite protection data qualifier |
| AWVALID | I | AXI4-Lite valid write address |
| AWREADY | O | AXI4-Lite write address ready |
| Write Data Channel | | |
| WDATA | I | AXI4-Lite data |
| WSTRB | I | AXI4-Lite data stream identifier |
| WVALID | I | AXI4-Lite data valid |
| WREADY | O | AXI4-Lite data ready |
| Write Response Channel | | |
| BRESP | O | AXI4-Lite transfer response |

| | | |
|-----------------------------|---|-------------------------------------|
| BVALID | 0 | AXI4-Lite transfer valid response |
| BREADY | 1 | AXI4-Lite transfer ready response |
| Read Address Channel | | |
| ARADDR | 1 | AXI4-Lite read address |
| ARPROT | 1 | AXI4-Lite protection data qualifier |
| ARVALID | 1 | AXI4-Lite read address valid |
| ARREADY | 0 | AXI4-Lite read address ready |
| Read Data Channel | | |
| RDATA | 0 | AXI4-Lite read data |
| RRESP | 0 | AXI4-Lite read response |
| RVALID | 0 | AXI4-Lite read data valid |
| RREADY | 1 | AXI4-Lite read data ready |
| GPIO Signals | | |
| GPIN | 0 | Serial Input Signal |
| GPOUT | 1 | Serial Output Signal |
| INT | 0 | Interrupt Output |

Table 3: AXIL GPIO Interface

Resource Utilization

The parameters for computing the maximum and minimum resource utilization are given in Table 4, remaining parameters have been kept at their default values.

| Tool | Raptor Design Suite | | | |
|------------------|---------------------|---------------|-------------------|----------|
| FPGA Device | GEMINI | | | |
| Configuration | | | Resource Utilized | |
| Minimum Resource | Options | Configuration | Resources | Utilized |
| | DATA WIDTH | 32 | LUTs | 220 |
| | ADDR WIDTH | 8 | Registers | 159 |
| Maximum Resource | Options | Configuration | Resources | Utilized |
| | DATA WIDTH | 64 | LUTs | 396 |
| | ADDR WIDTH | 16 | Registers | 287 |

Table 4: Resource Utilization

Design Flow

IP Customization and Generation

AXIL GPIO IP core is a part of the Raptor Design Suite Software. A customized AXIL GPIO can be generated from the Raptor's IP configurator window as shown in Figure 3.



Figure 3: IP list

Parameters Customization

From the IP configuration window, the parameters of the GPIO can be configured and GPIO features can be enabled for generating a customized GPIO IP core that suits the user application requirement as shown in Figure 4. After IP Customization, all the source files are made available to the user with a top wrapper that instantiates a parameterized instance of the AXIL GPIO.

Configure IP

Configuring axil_gpio (v1.0) from rapidsilicon's ip library

Parameters

DATA_WIDTH 32

ADDR_WIDTH [8, 16] 16

Output

Module Name axil_gpio_wrapper

Output Dir /ip/axil_gpio/v1_0/axil_gpio_wrapper

Generate IP

Figure 4: IP Configuration

Example Design

Overview

This AXIL GPIO IP can be utilized in a system that requires sequential transmission and reception of data from the outside world. GPIO is a crucial component in many electronic systems, enabling communication between the system and external devices through a serial interface. It can be embedded inside SoCs to enable two-way communication via the SoC. One such example design of this AXIL GPIO can be visualized in Figure 5.




Figure 5: AXIL GPIO inside and SoC

Simulating the Example Design

The IP being Verilog HDL, can be simulated via a bunch of industry standard stimulus. For instance, it could be simulated via writing a Verilog Test-bench, or incorporating a soft processor that can stimulate this GPIO. The bundled example design is stimulated via a Coco-tb based environment that iteratively stimulates all the master/slave pairs while also stress testing the data routing between them.

Synthesis and PR

Raptor Suite is armed with tools for Synthesis along with Post and Route capabilities and the generated post-synthesis and post-route and place net-lists can be viewed and analyzed from within the Raptor. The generated bit-stream can then be uploaded on an FPGA device to be utilized in hardware applications.

Test Bench

The AXIL GPIO is simulated via incorporating it in an SoC. The SoC is booted up via writing a bare-metal firmware in C / Assembly. The testbench for this AXIL GPIO is incorporating inside this bare-metal firmware in a loopback fashion to make sure that the received data is the same as the one that was transmitted. This firmware is then loaded onto the SoC and the GPIO starts its operation. The clock and reset is given externally via a Verilog testbench file. The bare metal testbench can be enhanced to cover different types of GPIO operations making sure all the GPIO registers are getting hit by the test, ensuring complete coverage and the usability of the GPIO by integration with other AXI based systems and peripherals.

Release

Release History

| Date | Version | Revisions |
|-------------------|---------|--|
| April 19, 2023 | 0.01 | Initial version AXI4-Lite GPIO User Guide Document |