

# **AXI Lite Interconnect** (Beta Release)

Version 0.1



#### Copyright

Copyright © 2021 Rapid Silicon. All rights reserved. This document may not, in whole or part, be reproduced, modified, distributed, or publicly displayed without prior written consent from Rapid Silicon ("Rapid Silicon").

#### **Trademarks**

All Rapid Silicon trademarks are as listed at www.rapidsilicon.com. Synopsys and Synplify Pro are trademarks of Synopsys, Inc. Aldec and Active-HDL are trademarks of Aldec, Inc. Modelsim and Questa are trademarks or registered trademarks of Siemens Industry Software Inc. or its subsidiaries in the United States or other countries. All other trademarks are the property of their respective owners.

#### **Disclaimers**

NO WARRANTIES: THE INFORMATION PROVIDED IN THIS DOCUMENT IS "AS IS" WITHOUT ANY EXPRESS OR IMPLIED WARRANTY OF ANY KIND INCLUDING WARRANTIES OF ACCURACY, COMPLETENESS, MERCHANTABILITY, NONINFRINGEMENT OF INTELLECTUAL PROPERTY, OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT WILL RAPID SILICON OR ITS SUPPLIERS BE LIABLE FOR ANY DAMAGES WHATSOEVER (WHETHER DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL, INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OF OR INABILITY TO USE THE INFORMATION PROVIDED IN THIS DOCUMENT, EVEN IF RAPID SILICON HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. BECAUSE SOME JURISDICTIONS PROHIBIT THE EXCLUSION OR LIMITATION OF CERTAIN LIABILITY, SOME OF THE ABOVE LIMITATIONS MAY NOT APPLY TO YOU.

Rapid Silicon may make changes to these materials, specifications, or information, or to the products described herein, at any time without notice. Rapid Silicon makes no commitment to update this documentation. Rapid Silicon reserves the right to discontinue any product or service without notice and assumes no obligation to correct any errors contained herein or to advise any user of this document of any correction if such be made. Rapid Silicon recommends its customers obtain the latest version of the relevant information to establish that the information being relied upon is current and before ordering any products.



## **Contents**

Revision History	1
Test Bench	10
Design Flow         IP Customization and Generation	9
Parameters	
Resource Utilization	
Standards	
IP Specification	Ş
Overview AXI Lite Interconnect	2
IP Summary Introduction	3



# **IP Summary**

#### Introduction

The AXI Lite Interconnect IP core is a module which enables communication between different AXI Lite master and slave devices in a system-on-chip (SoC) design. AXI Lite is a simplified version of the full AXI (Advanced eXtensible Interface) protocol, with a reduced number of signals and a more limited feature set, which makes it suitable for low-complexity, low-bandwidth applications. The AXI Lite Interconnect IP core acts as a central hub for the AXI Lite bus, providing connectivity and arbitration for AXI Lite master devices and AXI Lite slave devices. It supports multi-master and multi-slave configurations, allowing multiple devices to access the same memory or peripheral resources in the system.

#### **Features**

- Low latency and high bandwidth communication: AXI Lite Interconnect IP core allows
  multiple AXI Lite masters to communicate with multiple AXI Lite slaves through a
  high-bandwidth and low-latency interconnect.
- Support for multiple masters and slaves: The IP core can connect up to 16 AXI Lite masters and 16 AXI Lite slaves. This allows for a highly configurable system-on-chip design.
- Low resource utilization: The AXI Lite Interconnect IP core has low resource utilization, making it suitable for use in resource-constrained designs.
- Configurability: AXI Lite interconnect is highly configurable, allowing designers to optimize the interconnect for their specific SoC design.

· Data Width: 32, 64 bits

Address Width: 32, 64, 128, 256 bits



## **Overview**

#### **AXI Lite Interconnect**

The AXI Lite Interconnect IP Core is a component of the Raptor Design Suite that provides a simple, low-latency interconnect between multiple AXI Lite master and slave peripherals. The AXI Lite protocol is a simplified version of the full AXI protocol, which is used in more complex systems. The AXI Lite Interconnect IP Core provides a way to connect multiple AXI Lite interfaces together without the need for a full AXI protocol implementation. It is often used in small embedded systems, where a limited number of peripherals need to be connected together. It is designed to be lightweight and efficient, with minimal overhead and low latency. It can be used with a variety of AXI Lite-compatible peripherals, including memory controllers, UARTs, SPI controllers, and GPIO controllers.




Figure 1: AXI Lite Interconnect Block Diagram



# **IP Specification**

The AXI Lite Interconnect IP is a configurable and scalable IP block that provides connectivity between AXI Lite slave devices and AXI memory-mapped master devices. It supports the AXI4-Lite protocol, which is a simplified version of the AXI4 protocol. The AXI4-Lite protocol provides a simple, low-latency, and low-complexity interface for peripheral devices. It supports up to 16 AXI4-Lite slave devices and up to 16 AXI4-Lite master devices. It is highly configurable, allowing users to customize various parameters such as the number of ports. The figure 2 shows the top level diagram of AXI Lite Interconnect.




Figure 2: Top Module



#### **Standards**

The AXI Lite Master and Slave interfaces are compliant with the AMBA® AXI Protocol Specification.

### **IP Support Details**

The Table 1 gives the support details for AXI Lite Interconnect.

Com	pliance	IP Resources			Tool I	low		
Device	Interface	Source Files   Constraint File   Testbench		Testbench	Simulation Model	Analyze and Elaboration	Simulation	Synthesis
GEMINI	AXI-Lite	Verilog	-	Cocotb	-	Raptor	Raptor	Raptor

Table 1: Support Details

#### **Resource Utilization**

The parameters for computing the maximum and the minimum resource utilization are given in Table 2, remaining parameters have been kept at their default values.

Tool	Raptor Design Suite				
FPGA Device	GEMINI				
	Configuration	Resource Utilization			
Minimum Resource	Options	Configuration	Resources	Utilized	
Resource	S_COUNT	1	BRAMS	3	
	M_COUNT	1	REGISTERS	91	
	DATA_WIDTH	32	LUTS	104	
	ADDR_WIDTH	32	-	-	
Maximum Resource	Options	Configuration	Resources	Utilized	
	S_COUNT	16	BRAMS	3	
	M_COUNT	16	REGISTERS	570	
	DATA_WIDTH	64	LUTS	4569	
	ADDR_WIDTH	256	-	-	

Table 2: Resource Utilization



## **Ports**

Table 3 lists the top interface ports of the AXI Lite Interconnect.

Signal Name	I/O	Description			
clk	I	Clock Signal for Interconnect			
rst	I	Active Low Reset Signal			
	Slave V	rite Address Channel			
s <x>_axi_awaddr</x>	I	Write address			
s <x>_axi_awprot</x>	I	Protection type			
s <x>_axi_awvalid</x>	I	Write address valid			
s <x>_axi_awready</x>	0	Write address ready			
	Slave	Write Data Channel			
s <x>_axi_wdata</x>	I	Write data			
s <x>_axi_wstrb</x>	I	Write strobe			
s <x>_axi_wvalid</x>	I	Write valid			
s <x>_axi_wready</x>	0	Write ready			
	Slave W	rite Response Channel			
s <x>_axi_bresp</x>	0	Write response			
s <x>_axi_bvalid</x>	0	Write response valid			
s <x>_axi_bready</x>	I	Write response ready			
	Slave Read Address Channel				
s <x>_axi_araddr</x>	I	Read address			
s <x>_axi_arprot</x>	I	Protection type			
s <x>_axi_arvalid</x>	I	Read address valid			
s <x>_axi_arready 0</x>		Read address ready			
	Slave	Read Data Channel			
s <x>_axi_rdata 0</x>		Read data			
s <x>_axi_rresp</x>	0	Read response			
s <x>_axi_rvalid</x>	0	Read valid			
s <x>_axi_rready</x>	I	Read ready			
	Master \	Write Address Channel			
m <x>_axi_awaddr</x>	0	Write address			
m <x>_axi_awprot</x>	0	Protection type			
m <x>_axi_awvalid</x>	0	Write address valid			
m <x>_axi_awready</x>	I	Write address ready			
	Maste	r Write Data Channel			
m <x>_axi_wdata</x>	0	Write data			
m <x>_axi_wstrb</x>	0	Write strobe			
m <x>_axi_wvalid</x>	0	Write valid			
m <x>_axi_wready</x>	I	Write ready			
Master Write Response Channel					
m <x>_axi_bresp</x>	I	Write response			
m <x>_axi_bvalid</x>	I	Write response valid			



Signal Name	I/O	Description			
m <x>_axi_bready</x>	0	Write response ready			
	Master Read Address Channel				
m <x>_axi_araddr</x>	0	Read address			
m <x>_axi_arprot</x>	0	Protection type			
m <x>_axi_arvalid</x>	0	Read address valid			
m <x>_axi_arready</x>	I	Read address ready			
Master Read Data Channel					
m <x>_axi_rdata</x>	I	Read data			
m <x>_axi_rresp</x>	I	Read response			
m <x>_axi_rvalid</x>	I	Read valid			
m <x>_axi_rready</x>	0	Read ready			

Table 3: Port List

#### **Parameters**

Table 4 lists the parameters of the AXI Lite Interconnect.

Parameter	Values	Default Value	Description
S_COUNT	1-16	4	No. of Slave Interfaces
M_COUNT	1-16	4	No. of Master Interfaces
DATA_WIDTH	32, 64	32	Data Width of Interconnect
ADDR_WIDTH	32, 64, 128, 256	32	Address Width of Interconnect

Table 4: Parameters



## **Design Flow**

#### **IP Customization and Generation**

AXI Lite Interconnect IP core is a part of the Raptor Design Suite Software. A customized interconnect can be generated from the Raptor's IP configuration window as shown in figure 3.




Figure 3: IP List

#### **Parameters Customization**

From the IP configuration window, the parameters of the AXI Lite Interconnect can be configured and it's features can be enabled for generating a customized IP core that suits the user application requirements. All parameters are shown in Figure 4. In Figure 4, the module name specifies the name of both the Verilog file and the top-level IP name that will be generated based on above configured parameters. The Output Dir is a directory option that allows the user to specify where they want the generated IP to be saved.




Figure 4: IP Configuration



## **Test Bench**

The AXI Lite interconnect IP is provided with a testbench which is based upon Coco tb verification environment. In this test, four masters ad four slaves are connected to interconnect. Interconnect assigns address space to each slave. Each master communicate with each slave. The input data is generated using a test data generator module. Input data is routed from master to slave through interconnect. The output data is compared with the expected output data to verify the correctness of the IP core's operation. The dump file is generated to view the output of the test. In the end, there is status for passing or failure of the test.



# **Revision History**

Date	Version	Revisions
May 11, 2023	0.1	Initial version AXI Lite Interconnect User Guide