

# AXI4 Lite Cross- bar v2.0

---

*IP User Guide* (*Beta Release*)



January 31, 2023

# Contents

<b>IP Specifications</b>	<b>2</b>
<b>Overview</b>	<b>3</b>
AXI4 Lite Crossbar .....	3
Licensing .....	4
<b>IP Specification</b>	<b>5</b>
Overview .....	5
Standards .....	6
IP Support Details .....	8
Resource Utilization .....	8
Port List .....	9
Parameters .....	10
Maximum Performance .....	10
<b>Design Flow</b>	<b>12</b>
IP Customization and Generation .....	12
<b>Test Bench</b>	<b>14</b>
<b>Release</b>	<b>15</b>
Revision History .....	15

# IP Summary

## Introduction

The AXI4 Lite Crossbar is AXI4 compliance IP core that connects one or more AXI memory mapped master devices to more memory mapped slave devices. Each connected master could be a core that originates AXI transactions while each connected slave could be the final target of AXI transactions or a slave interface of a downstream AXI Crossbar Lite core being cascaded.

This core support multiple clock feature, where different masters and slaves running on different clocks can communicate with each other.


## Features

- Address width: Up to 256 bits
- Data width: 8, 16, 32, 64, 128, 256 bits
- Multi clock support
- Support Concurrent transactions

# Overview

## AXI4 Lite Crossbar

The IP has Slave and Master interfaces through which different masters and slaves devices communicate with each other. The Slave Interface of AXI4 Lite Crossbar core can be configured to comprise 1-4 Slave Interface slots to accept transactions from up to 4 connected master devices. The Master interface can be configured to comprise 1-4 Master Interface slots to issue transactions to up to 4 connected slave devices . All master and slave connected through this core can operate on different frequencies while the IP is responsible for clock conversion between these interfaces. The figure 1 shows the crossbar IP connecting multiple masters and slaves.



**Figure 1.** AXI4 Lite Crossbar connecting multiples Masters and Slaves

## **Licensing**

Copyright (c) 2022 RapidSilicon

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions: The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.


---

# IP Specification

## Overview

The figure 2 shows the top level block diagram of AXI4 Lite Crossbar. Where multiple masters and slaves are connected. A maximum of 4 masters and 4 slaves can be connected with one crossbar instance. Each interface has its own CDC (Clock Domain Crossing) block for multi clock support. Inside the top the write and read channels has separate instance. All the write channels are connected with AXI Crossbar Lite Write instance while all read channels are connected with AXI Crossbar Lite Read instance. Both the write and read instance consists of a single, vectored AXI Slave Interface, plus a single, vectored AXI Master Interface. Each vectored interface can be configured to connect between 1 and 4 master/slave devices. The pathways connecting to all the master interfaces of the CDC block are merged together to connect to the vectored slave Interface of the write and read instance. The pathways connecting to all the slave interfaces of the CDC block are merged together to connect to the vectored master Interface of the write and read instance.

For each signal comprising a vectored AXI interface on the write and read instance, its natural width is multiplied by the number of devices to which it is connected.




**Figure 2.** Top Module

Apart from CDC the core has sub modules including address decoder, priority encoder and arbiter. These modules are responsible for address decoding, setting priorities for transactions and arbitration.

## Address Decoder

The figure 3 shows the block diagram of Address Decoder. The AXI4 Lite Crossbar core must determine which Master Interface is the target of each transaction by decoding the address of each Address Write channel and Address Read channel transaction from the Slave Interface slot. So the address decoder assign address space to each Master Interface and maintain a table called address table. The address decoder also check the address space configuration to make sure that there is no overlapping of addresses and all addresses are alligned. This address table is then used by the address decoder during address decoding. The address decoder follows certian rules while assigning address space to each master interface.

Whenever a transaction address receive on the Slave Interface does not match any of the ranges being decoded by the Address deocer, the transcation is trapped and handled by a decoded error module. In such conditios the Crossbar generates a protocol compliant response back to the master which originate the transaction with the response code (DECERR), which means that their is no slave available among this address range.



**Figure 3.** Address Decoder


## Clock Domain Crossing

The AXI4 Lite Crossbar top wrapper has one main clock ACLK while each master and slave interface has its own clock signals as shown in figure 1. As each CDC has two clocks, one is master clock and one is slave clock as shown in figure 4. The CDC block at slave interface shares master clock with Crossbar Lite core while the CDC slave clock will be shared with master device. Similarly CDC block at master interface shares slave clock with Crossbar core while the CDC master clock will be shared with slave device. This feature allow that all the masters and slaves connected through the core can operate on different frequencies.

The CDC block is basically based on asynchronous FIFO, which has two separate clock domain for write and read operations. Each cahnnel has its separate FIFO instance. All the channel signals are passing through the CDC FIFO, which has two gray coded counters, one for pushing the FIFO in one clock domain while one is for popping from the FIFO in the other clock domain. The handshaking signals (VALID, READY) are used for status, writing to and reading form the FIFO. The figure 4 shows the block diagram of Clock Domain Crossing module.

## Standards

The AXI4 Lite Master and Slave interfaces are compliant with the AMBA® AXI Protocol Specification.





## IP Support Details

Compliance		IP Resources					Tool Flow		
Device	Interface	Source Files	Constraint File	Testbench	Simulation Model	Software Driver	Analyze and Elaboration	Simulation	Synthesis
GEMINI	AXI4 Lite	Verilog	SDC	Cocotb	-	-	Raptor	Raptor	Raptor

## Resource Utilization

Tool	Raptor Design Suite			
FPGA Device	GEMINI			
Configuration			Resource Utilization	
Minimum Resource	Options	Configuration	Resources	Utilized
	Number of slave Interface	1	LUT	555
	Number of master Interface	1	DFF	631
	BRAM Enable	YES	BRAM	9
Maximum Resource			DSP	0
	Options	Configuration	Resources	Utilized
	Number of slave Interface	4	LUT	3853
	Number of master Interface	4	DFF	3660
	BRAM Enable	YES	BRAM	36
			DSP	0

## Ports

Table 2 lists the top Slave Interface ports of the AXI4 Lite Crossbar.

Signal Name	I/O	Description
<b>AXI Clock and Reset</b>		
ACLK	I	AXI4 Source Clock
ARESET	I	AXI4 Active High RESET
<b>AXI WRITE ADDRESS CHANNEL</b>		
s<nn>_axi_awaddr	I	Write address
s<nn>_axi_awprot	I	Write protection level
s<nn>_axi_awvalid	I	Write address valid
s<nn>_axi_awready	O	Write address ready (from slave)
<b>AXI WRITE DATA CHANNEL</b>		
s<nn>_axi_wdata	I	Write data
s<nn>_axi_wstrb	I	Write data strobe (byte select)
s<nn>_axi_wvalid	I	Write data valid
s<nn>_axi_wready	O	Write data ready (from slave)
<b>AXI WRITE RESPONSE CHANNEL</b>		
s<nn>_axi_bresp	O	Write response
s<nn>_axi_bvalid	O	Write response valid
s<nn>_axi_bready	I	Write response ready (from master)
<b>AXI READ ADDRESS CHANNEL</b>		
s<nn>_axi_araddr	I	Read address
s<nn>_axi_arprot	I	Read protection level
s<nn>_axi_arvalid	I	Read address valid
s<nn>_axi_arready	O	Read address ready (from slave)
<b>AXI READ DATA CHANNEL</b>		
s<nn>_axi_rdata	O	Read data
s<nn>_axi_rresp	O	Read response
s<nn>_axi_rvalid	O	Read response valid
s<nn>_axi_rready	I	Read response ready (from master)

Table 2: Crossbar Slave Interface

NOTE: The <nn> shows the number of slave interface.

Table 4 lists the top Master Interface ports of the AXI4 Lite Crossbar.

Signal Name	I/O	Description
<b>AXI WRITE ADDRESS CHANNEL</b>		
m<nn>_axi_awaddr	O	Write address
m<nn>_axi_awprot	O	Write protection level
m<nn>_axi_awvalid	O	Write address valid
m<nn>_axi_awready	I	Write address ready
<b>AXI WRITE DATA CHANNEL</b>		
m<nn>_axi_wdata	O	Write data
m<nn>_axi_wstrb	O	Write data strobe (byte select)

m<nn>_axi_wvalid	O	Write data valid
m<nn>_axi_wready	I	Write data ready
<b>AXI WRITE RESPONSE CHANNEL</b>		
m<nn>_axi_bresp	I	Write response
m<nn>_axi_bvalid	I	Write response valid
m<nn>_axi_bready	O	Write response ready
<b>AXI READ ADDRESS CHANNEL</b>		
m<nn>_axi_araddr	O	Read address
m<nn>_axi_arprot	O	Read protection level
m<nn>_axi_arvalid	O	Read address valid
m<nn>_axi_arready	I	Read address ready
<b>AXI READ DATA CHANNEL</b>		
m<nn>_axi_rdata	I	Read data
m<nn>_axi_rresp	I	Read response
m<nn>_axi_rvalid	I	Read response valid
m<nn>_axi_rready	O	Read response ready (from master)

Table 4: Crossbar Master Interface

NOTE: The <nn> shows the number of master interface.

## Parameters

The AXI4 Lite Crossbar has set of parametes which are available to user. These parameters include data width, address width, master count, slave count and BRAM. Data width and address width define the size of data and address bus respectively. User can select from 8 up to 256bits data size, wheres address can be configured either 32 bits or 64 bits. The M Count and S Count parameters enable the total number of master and slave interfaces. The BRAM option is enabled by default. This parameter basically controll the type of memory used by the CDC block. Table 5 lists the parameters of the AXI4 Lite Crossbar.

Parameter	Values	Default Value	Description
Data Width	8-256	32	Define size of data for Data channel
Address Width	32, 64, 128,256	32	Define size of address for Address channel
M Count	2,3,4	4	Total number of master ports.
S Count	2,3,4	4	Total number of slave ports.
BRAM	1,0	1	Set to 1 to use BRAM. Set to 0 to use Distributed RAM

Table 5: Parameters List

## Maximum Performance

This section summarize the estimated maximum performance for AXI4 Lite Crossbar with different number of master and slave interfaces. These frequencies are measured after running the desing on Raptor in standalone mode. Table 6 shows the maximum performance results.


Number of Slave Interface	Number of Master Interface		
	2	3	4
1	250 MHz	—	—
2	200 MHz	—	—
3	197 MHz	180 MHz	—
4	197MHz	—	170 MHz

Table 6: AXI4 Crossbar Lite Performance (MHz) on GEMINI

# Design Flow


## IP Customization and Generation

AXI4 Lite Crossbar IP is a part of the Raptor Design Suite Software. A customized IP can be generated from the Raptor's IP configurator window. First enable IP Configurator and then select the axil\_crossbar\_v2\_0 IP from the IP list.



IP list

**Parameters Customization:** From the IP configuration window, the parameters of the IP can be configured and AXI4 Lite Crossbar features can be enabled for generating a customized IP core that suits the user application requirement.



**Configure IP**

*Configuring axil\_crossbar (v2.0) from rapidsilicon's ip library*

**Parameters**

DATA\_WIDTH 32

ADDR\_WIDTH 32

BRAM ☒

M\_COUNT [1, 4] 4

S\_COUNT [1, 4] 4

**Output**

Module Name axil\_crossbar\_wrapper

Output Dir ross\_bar\_4x4.IPs/rapidsilicon/ip/axil\_crossbar/v2\_0/axil\_crossbar\_wrapper

**Generate IP**

IP Configuration

After the IP customization and generation step, a top wrapper plus all source files are made available to the user. Now user can add all the source files to project to use it at system level.

## Test Bench

To check the behaviour of the IP Core, a cocotb testbench with basics configuration is available for simulation. Once the IP is generated then testbench file can be found in the IP directory under sim folder.

To run the testbench, open the terminal and run MAKE command. This will run the tests for AXI Crossbar IP core that include write, read and stress test. The whole simulation take few minutes to complete. At the end of the test user can open .fst file in GTKWave to see the final simulation waveform.

# Revision History

Date	Version	Revisions
January 31, 2023	0.01	Initial version of AXI4 Lite Crossbar User Guide Document