



# **AXI4-Lite GPIO (Beta Release)**

Version 0.1

December 5, 2023

## Copyright

Copyright © 2021 Rapid Silicon. All rights reserved. This document may not, in whole or part, be reproduced, modified, distributed, or publicly displayed without prior written consent from Rapid Silicon ("Rapid Silicon").

## Trademarks

All Rapid Silicon trademarks are as listed at [www.rapidsilicon.com](http://www.rapidsilicon.com). Synopsys and Synplify Pro are trademarks of Synopsys, Inc. Aldec and Active-HDL are trademarks of Aldec, Inc. Modelsim and Questa are trademarks or registered trademarks of Siemens Industry Software Inc. or its subsidiaries in the United States or other countries. All other trademarks are the property of their respective owners.

## Disclaimers

NO WARRANTIES: THE INFORMATION PROVIDED IN THIS DOCUMENT IS "AS IS" WITHOUT ANY EXPRESS OR IMPLIED WARRANTY OF ANY KIND INCLUDING WARRANTIES OF ACCURACY, COMPLETENESS, MERCHANTABILITY, NONINFRINGEMENT OF INTELLECTUAL PROPERTY, OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT WILL RAPID SILICON OR ITS SUPPLIERS BE LIABLE FOR ANY DAMAGES WHATSOEVER (WHETHER DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL, INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OF OR INABILITY TO USE THE INFORMATION PROVIDED IN THIS DOCUMENT, EVEN IF RAPID SILICON HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. BECAUSE SOME JURISDICTIONS PROHIBIT THE EXCLUSION OR LIMITATION OF CERTAIN LIABILITY, SOME OF THE ABOVE LIMITATIONS MAY NOT APPLY TO YOU.

Rapid Silicon may make changes to these materials, specifications, or information, or to the products described herein, at any time without notice. Rapid Silicon makes no commitment to update this documentation. Rapid Silicon reserves the right to discontinue any product or service without notice and assumes no obligation to correct any errors contained herein or to advise any user of this document of any correction if such be made. Rapid Silicon recommends its customers obtain the latest version of the relevant information to establish that the information being relied upon is current and before ordering any products.

# Contents

<b>IP Summary</b>	<b>3</b>
Introduction . . . . .	3
Features . . . . .	3
<b>Overview</b>	<b>4</b>
AXIL GPIO . . . . .	4
<b>IP Specification</b>	<b>5</b>
Standards . . . . .	6
IP Support Details . . . . .	6
Parameters . . . . .	6
Port List . . . . .	6
Resource Utilization . . . . .	7
<b>Design Flow</b>	<b>8</b>
IP Customization and Generation . . . . .	8
Parameters Customization . . . . .	9
<b>Example Design</b>	<b>10</b>
Overview . . . . .	10
Simulating the Example Design . . . . .	10
Synthesis and PR . . . . .	10
Test Bench . . . . .	11
<b>Release</b>	<b>13</b>
Release History . . . . .	13

# IP Summary

## Introduction

GPIO stands for General-Purpose Input/Output. It refers to a type of interface found on microcontrollers and single-board computers that allows them to connect to and interact with a wide variety of external devices. GPIO pins can be configured to function as either inputs or outputs, and they can be used to read digital signals or generate digital signals, respectively. This allows them to be used for a wide range of applications, such as controlling LEDs, reading buttons, and communicating with sensors. This GPIO IP is AXILite compliant and hence can be used in a bunch of AXI based systems.

## Features

- Configurable data width selection between 32 and 64 bits.
- Configurable address width from 8 to 16.
- Modular and independent read and write embedded modules.
- Supports the AXI4-Lite interface specification.

# Overview

## AXIL GPIO

AXIL GPIO provides the flexibility of configuring each pin as either an input or an output port depending on the usability of the application. The IP core also supports interrupts, which can be used to notify the processor when an input signal changes state. The AXI GPIO IP core is a commonly used IP block in FPGA-based designs and this IP core is delivered in a hardware description language (HDL), Verilog, which is be used to customize the core to meet specific design requirements. A block diagram for the AXI-Lite GPIO IP is shown in Figure 1.




Figure 1: AXIL GPIO Block Diagram

# IP Specification

AXIL GPIO IP is an intellectual property (IP) core that enables designers to easily integrate General Purpose Input/Output (GPIO) pins into their FPGA and SoC designs. GPIO pins are commonly used in digital systems to connect peripheral devices such as buttons, sensors, and actuators.

The AXIL GPIO IP provides a simple interface to control GPIO pins through the Advanced eXtensible Interface (AXI) bus, a widely-used interface for connecting IP cores in FPGAs and SoCs. The IP core provides flexible configurations that allow GPIO pins to be configured for a wide range of applications. For example, designers can configure GPIO pins to operate as pulse generators, level detectors, or edge detectors.

The AXIL GPIO IP also supports interrupt generation, which allows the designer to configure interrupts based on various events, such as a rising or falling edge on a particular GPIO pin. Interrupts are an essential feature for many applications, especially those that require real-time processing. The AXIL GPIO IP is easy to integrate into a variety of FPGA and SoC designs and supports software programming interfaces such as C/C++ and Verilog when implemented within an SoC via bare-metal firmwares. This allows the designer to develop software that can interface with the GPIO pins, making it straightforward to control and monitor the state of the pins. The internal block diagram can be seen in Figure 2.




Figure 2: AXIL GPIO Internal Diagram

## Standards

The AXI4-Lite interface is compliant with the AMBA® AXI Protocol Specification.

## IP Support Details

The Table 1 gives the support details for AXIL GPIO.

Compliance		IP Resources				Tool Flow		
Device	Interface	Source Files	Constraint Files	Testbench	Simulation Model	Analyze and Elaboration	Simulation	Synthesis
Gemini	AXI4-Lite	System Verilog	-	-	-	Surelog (Raptor)	Icarus (Raptor)	Raptor

Table 1: IP Details

## Parameters

Table 2 lists the parameters of the AXIL GPIO.

Parameter	Values	Default Value	Description
ADDR WIDTH	8 - 16	16	Address Width for GPIO
DATA WIDTH	32, 64	32	Data Width for GPIO
IP TYPE	-	GPIO	Type of Peripheral
IP VERSION	-	<ip_version>	Version of Peripheral
IP ID	-	<date_and_time>	Date and Time of the generated Peripheral

Table 2: Parameters

## Port List

Table 3 lists the top interface ports of the AXIL GPIO.

Signal Name	I/O	Description
<b>AXI Clock and Reset</b>		
clk	I	System Clock
rstn	I	Active Low Reset
<b>Write Address Channel</b>		
s_axil_awaddr	I	AXI4-Lite write address
s_axil_awprot	I	AXI4-Lite protection data qualifier
s_axil_awvalid	I	AXI4-Lite valid write address
s_axil_awready	O	AXI4-Lite write address ready
<b>Write Data Channel</b>		
s_axil_wdata	I	AXI4-Lite data
s_axil_wstrb	I	AXI4-Lite data stream identifier
s_axil_wvalid	I	AXI4-Lite data valid

s_axil_wready	0	AXI4-Lite data ready
<b>Write Response Channel</b>		
s_axil_bresp	0	AXI4-Lite write response
s_axil_bvalid	0	AXI4-Lite write valid response
s_axil_bready	1	AXI4-Lite write ready response
<b>Read Address Channel</b>		
s_axil_araddr	1	AXI4-Lite read address
s_axil_arprot	1	AXI4-Lite protection data qualifier
s_axil_arvalid	1	AXI4-Lite read address valid
s_axil_arready	0	AXI4-Lite read address ready
<b>Read Data Channel</b>		
s_axil_rdata	0	AXI4-Lite read data
s_axil_rresp	0	AXI4-Lite read response
s_axil_rvalid	0	AXI4-Lite read data valid
s_axil_rready	1	AXI4-Lite read data ready
<b>GPIO Signals</b>		
gpin	0	Serial Input Signal
gpout	1	Serial Output Signal
int_1	0	Interrupt Output

Table 3: AXIL GPIO Interface

## Resource Utilization

The parameters for computing the maximum and minimum resource utilization are given in Table 4, remaining parameters have been kept at their default values.

Tool	Raptor Design Suite			
FPGA Device	GEMINI			
Configuration			Resource Utilized	
Minimum Resource	Options	Configuration	Resources	Utilized
	DATA WIDTH	32	LUTs	220
	ADDR WIDTH	8	Registers	159
Maximum Resource	Options	Configuration	Resources	Utilized
	DATA WIDTH	64	LUTs	396
	ADDR WIDTH	16	Registers	287

Table 4: Resource Utilization



# Design Flow

## IP Customization and Generation

AXIL GPIO IP core is a part of the Raptor Design Suite Software. A customized AXIL GPIO can be generated from the Raptor's IP configurator window as shown in Figure 3.





Figure 3: IP list



## Parameters Customization

From the IP configuration window, the parameters of the GPIO can be configured and GPIO features can be enabled for generating a customized GPIO IP core that suits the user application requirement as shown in Figure 4. After IP Customization, all the source files are made available to the user with a top wrapper that instantiates a parameterized instance of the AXIL GPIO.



**Configure IP** <@sw05.rapidsilicon.local>

axil\_gpio

 Documentaion  IP Location


Module Name

Configure IP

DATA\_WIDTH

ADDR\_WIDTH [8, 16]

Image



Summary

AXILite Data Width: 32

AXILite Address Width: 16

Interrupt: Single bit Interrupt




 Restore Defaults  Generate IP  Cancel

Figure 4: IP Configuration

# Example Design

## Overview

This AXIL GPIO IP can be utilized in a system that requires sequential transmission and reception of data from the outside world. GPIO is a crucial component in many electronic systems, enabling communication between the system and external devices through a serial interface. It can be embedded inside SoCs to enable two-way communication via the SoC. One such example design of this AXIL GPIO can be visualized in Figure 5.




Figure 5: AXIL GPIO inside and SoC

## Simulating the Example Design

The IP being Verilog HDL, can be simulated via a bunch of industry standard stimulus. For instance, it could be simulated via writing a Verilog Test-bench, or incorporating a soft processor that can stimulate this GPIO. The bundled example design is stimulated via a Coco-tb based environment that iteratively stimulates all the master/slave pairs while also stress testing the data routing between them.

## Synthesis and PR

Raptor Suite is armed with tools for Synthesis along with Post and Route capabilities and the generated post-synthesis and post-route and place net-lists can be viewed and analyzed from within the Raptor. The generated bit-stream can then be uploaded on an FPGA device to be utilized in hardware applications.

## Test Bench

The AXIL GPIO is integrated into an SoC and validated through a bare-metal firmware written in C/Assembly. The testbench, embedded within the firmware, operates in a loopback configuration to ensure data consistency between transmission and reception. After loading this firmware onto the SoC, the GPIO initiates its operations, with externally provided clock and reset signals from a Verilog testbench. Further refinement of the bare-metal testbench can encompass diverse GPIO operations, ensuring comprehensive testing of all GPIO registers. This guarantees full coverage and validates the GPIO's usability within integrated AXI-based systems and peripherals. This testbench is an SoC based design found in the Example Designs. The simulation can be easily run by clicking the "Simulate IP" button as shown in figure 6 as well as the waveform can be seen as shown in figure 7.




Figure 6: Simulate IP Window




Figure 7: View Waveform Window

# Release

## Release History

Date	Version	Revisions
December 5, 2023	0.1	Initial version AXI4-Lite GPIO User Guide Document