
ECE 120

LC-3 Instructions LC-3 FSM TRAP JSR JMP AND AND ADD ADD BR MAR <-PC PC<-PC+1 [INT] PR 1111 1100 0101 0101 0001 0001 o. 0000 8 MDR<-M



 \uparrow AND N) OR (z AND Z) OR (p AND P)): PC \leftarrow PC + SEXT(PCoffset9) PC, PC ← M[ZEXT(trapvect8)] PC SR1 AND SR2, Setcc SR1 + SEXT(imm5), Setcc SR1 + SR2, Setcc PC _ _ AND SEXT(imm5), Setcc 000 0000 ᄝ R PR 무 р PC BaseR SR1 SR1 SR1 SR1 SEXT(PCoffset11) _ 0 0 8 8 000000 SR2 SR2 ADD DR, ADD DR, SR1, SR2 TRAP trapvect8 AND DR, JSR PCoffset11 JMP BaseR BR{nzp} PCoffset9 AND DR, SR1, imm5 , SR1, SR1, imm5 NOT STR LEA LDR STI ST Б Б MMIPC MIPC PR DR $M[BaseR + SEXT(offset6)] \leftarrow$ 0011 1110 0110 1010 0010 1001 NOT SR, M[M[PC + SEXT(PCoffset9)]], Setcc M[PC + SEXT(PCoffset9)], Setcc M[BaseR + SEXT(offset6)], Setcc SEXT(PCoffset9)] ← + SEXT(PCoffset9)]] SR SR] SR SEXT(PCoffset9), Setcc 무 PR PR R R BaseR BaseR SR PCoffset9 PCoffset9 PCoffset9 SR SR \uparrow offset6 111111 SR STR SR, BaseR, offset6 Б Б STI SR, PCoffset9 ST SR, PCoffset9 NOT DR, LDR DR, DR, DR, рŖ, PCoffset9 PCoffset9 BaseR, offset6

MARMUX

Ш

0

R/W - R.W

-MIO.EN


R<→ Ready

LD.MAR LD.MDR LD.IR

LD.REG

LD.PC

11 11 11 11 11



= 1, MAR is loaded = 1, MDR is loaded = 1, IR is loaded = 1, PC is loaded = 1, register file is loaded = 1, updates Branch Enable (BEN) bit chooses address adder output chooses ZEXT IR[7:0] GateMARMUX GateMDR GateALU GatePC MIO.EN LD.CC = 1, MARMUX output is put onto system bus
= 1, MDR contents are put onto system bus
= 1, ALU output is put onto system bus
= 1, PC contents are put onto system bus = 1, M[MAR]<-MDR when MIO.EN = = 0, MDR<-M[MAR] when MIO.EN = Ш Enables memory,
 chooses memory output for MDR input
 D, Disables memory,
 chooses system bus for MDR input updates status bits from system bus