
HW6.5. Supporting new instructions


The datapath below implements the RV32I instruction set.





Specify whether the following proposed instructions can be implemented using this datapath without modifications (That is, you can only change the control signals, but the datapath connections remain the same). If the instruction can be implemented, specify what the control signal should be (either 0 or 1). If the control signal corresponds to a multiplexer select signal, check the datapath provided earlier to see which data the multiplexer will be selecting (note the data going into the 0 and 1 inputs of the mux). If the instruction is not implementable, write "No" in the implementable column and "N/A" in the Control Signals column.

Example:

Instruction	Description	Implementable?	Control Signals
Add add rd, r1, rs2	rd = rs1 + rs2	Yes	PCSel = 0 WBSel = 1







Try a new variant

Correct answer

Specify whether the following proposed instructions can be implemented using this datapath without modifications (That is, you can only change the control signals, but the datapath connections remain the same). If the instruction can be implemented, specify what the control signal should be (either 0 or 1). If the control signal corresponds to a multiplexer select signal, check the datapath provided earlier to see which data the multiplexer will be selecting (note the data going into the 0 and 1 inputs of the mux). If the instruction is not implementable, write "No" in the implementable column and "N/A" in the Control Signals column.

Example:

Instruction	Description	Implementable?	Control Signals
Add add rd, r1, rs2	rd = rs1 + rs2	Yes	PCSel = 0 WBSel = 1

Instruction	Description	Implementable?	Control Signals
Register offset load lwreg rd, rs1, rs2	<pre>rd = 4 bytes of memory starting at address (rs1</pre>	Yes	ASeI = 0 BSeI = 0
beq with writeback beq rd, rs1, rs2, label	rd = rs1 + rs2 if (rs1 == rs2){ PC = PC + offset}	No	WBSel = N/A PCSel = N/A
PC-relative load lwpc rd, imm	<pre>rd = 4 bytes of memory starting at address (PC +</pre>	Yes	ASel = 1 BSel = 1
Load word with add lwadd rd, rs1, rs2, imm	<pre>rd = (4 bytes at memory address (rs1 + imm)) +</pre>	No	RegWEn = N/A WBSel =

lwreg rd, rs1, rs2 can be implemented somewhat similarly to a typical load instruction, but using different operands going into the ALU.

beq rd, rs1, rs2, label cannot be implemented, however, because it requires two different additions (adding rs1 and rs2, and pc + offset) which cannot be done with a single ALU.

Submitted answer 2 partially correct: 50%
Submitted at 2022-10-23 08:31:22 (PDT)

Submitted answer 1 partially correct: 16%
Submitted at 2022-10-23 08:30:44 (PDT)