BLG-222E Computer Organization Project-2 Demo Test Vectors

Initial Values

RTL

Task Outcomes:

PC = 00 0000 0010 => 0x0002			
Memory[002] = 0000 0000 0000 0100 =	> 0x0004		
Memory[004] = 1010 1111 0000 0000 =	> 0xAF00		
1. Instruction Fetch Test			
Task: Fetch the instruction			
RTL	Required C	Control Signals	
Task Outcome:			
2. Decode Test			
Task: Decode the instruction			
RTL	Required C	Control Signals	
3. Operand Fetch and Execude Test			
Assume that the operation is a direct already stored in AR.	logical or	arithmetic operation and the effective add	ress i
The opcode from the previous steps is C	0000		
Task Case-A: Assume the opcode 0 Addition operation, perform operand execute		Task Case-B: Assume the opcode 0000 is an operation, perform operand fetch and exec	

Required Control Signals

RTL

Task Outcomes:

Required Control Signals

15 0

Addr. Mode	Opcode	Operand Address
2	4	10

Addressing Information

Addressing Mode Bits	Effective Address	Mode
00	EA <- IR (9-0)	Direct
01	EA <- M [IR (9-0)]	Indirect
10	EA <- IR (9-0) + X	Indexed
11	EA <- SP	Stacked

ALU Operations Table

S_3	S_2	S_1	S_0	C (bit 0)	Operation	Function	Flag updates			
				in CCR			Z	Ν	0	C
1	0	0	0	0	$F \leftarrow A$	Transfer A				
1	0	0	0	1	$F \leftarrow A + 1$	Increment A		√	√	√
1	0	0	1	0	$F \leftarrow A + B$	Addition	√	√	√	√
1	0	0	1	1	$F \leftarrow A + B + 1$	Add with carry			√	√
1	X	1	0	0	$F \leftarrow A + \bar{B}$	Subtract with borrow			√	
1	0	1	0	1	$F \leftarrow A + \bar{B} + 1$	Subtraction			√	$ \sqrt{ }$
1	0	1	1	0	$F \leftarrow A - 1$	Decrement A			√	$ \sqrt{ }$
1	0	1	1	1	$F \leftarrow A$	Transfer A			√	$ \sqrt{ }$
0	1	0	0	0	$F \leftarrow A \wedge B$	AND			-	_
0	1	0	0	1	$F \leftarrow \overline{A \wedge B}$	NAND		√	-	-
0	1	1	0	0	$F \leftarrow A \lor B$	OR			-	-
0	1	1	0	1	$F \leftarrow A \oplus B$	XOR			-	-
0	1	0	1	0	$F \leftarrow \overline{A \lor B}$	NOR		√	-	-
0	1	0	1	1	$F \leftarrow \overline{A \oplus B}$	XNOR			-	-
0	1	1	1	X	$F \leftarrow \bar{A}$	Complement A			-	-
0	0	0	0	0	$F \leftarrow shrA$	Logical shift right A into F			-	_
0	0	0	0	1	$F \leftarrow ashrA$	Arithmetic shift right A into F			-	-
0	0	0	1	0	$F \leftarrow cshrA$	Circular shift right A into F			-	-
0	0	0	1	1	$F \leftarrow shlA$	Logical shift left A into F			-	-
0	0	1	X	0	$F \leftarrow ashlA$	Arithmetic shift left A into F				-
0	0	1	0	1	$F \leftarrow cshlA$	Circular shift left A into F			-	_