ECEC-355: Computer Organization & Architecture

Dr. Anup K. Das

Electrical and Computer Engineering

Drexel University



Content

Based on Chapter 2 of P&H



Instruction Set Architecture

- The repertoire of instructions of a computer
- Different computers have different instruction sets
 - But with many aspects in common
- Early computers had very simple instruction sets
 - Simplified implementation
- Many modern computers also have simple instruction sets



The RISC-V ISA

- Used as the example throughout the course
- Developed at UC Berkeley as open ISA
- Now managed by the RISC-V Foundation (<u>riscv.org</u>)
- Typical of many modern ISAs
 - See RISC-V Reference Data tear-out card (book)
- Similar ISAs have a large share of embedded core market
 - Applications in consumer electronics, network/storage equipment, cameras, printers, ...



Arithmetic Operations

- Add and subtract, three operands
 - Two sources and one destination

```
add a, b, c // a gets b + c
```

- All arithmetic operations have this form
- Design Principle 1: Simplicity favors regularity
 - Regularity makes implementation simpler
 - Simplicity enables higher performance at lower cost



Arithmetic Example

C code:

```
f = (g + h) - (i + j);
```

Compiled RISC-V code:

```
add t0, g, h // temp t0 = g + h add t1, i, j // temp t1 = i + j sub f, t0, t1 // f = t0 - t1
```

 Any operation must be carried out on the registers (t0, t1, g, h, i, j, f are all stored in registers)

RISC-V Operations

- Register Operations
- Memory Operations
- Immediate Operations



Register Operands

- Arithmetic instructions use register operands
- RISC-V has a 32 × 64-bit register file
 - Use for frequently accessed data
 - 32-bit data is called a "word"
 - 64-bit data is called a "doubleword"
 - 32 x 64-bit general purpose registers x0 to x31
- Design Principle 2: Smaller is faster
 - c.f. main memory: millions of locations while registers are only 32
 - Registers are faster to access than memory
 - Reduced execution time of your code



RISC-V Registers

- x0: the constant value 0
- x1: return address
- x2: stack pointer
- x3: global pointer
- x4: thread pointer
- x5 x7, x28 x31: temporaries
- x8: frame pointer
- x9, x18 x27: saved registers
- x10 x11: function arguments/results
- x12 x17: function arguments

Register Operand Example

· C code:

```
f = (g + h) - (i + j);
- f, ..., j in x19, x20, ..., x23
```

RISC-V code

```
add t0, g, h // temp t0 = g + h add t1, i, j // temp t1 = i + j sub f, t0, t1 // f = t0 - t1
```

Compiled RISC-V code:

```
add x5, x20, x21
add x6, x22, x23
sub x19, x5, x6
```




RISC-V Operations

- Register Operations
- Memory Operations
- Immediate Operations




- Main memory used for composite data
 - Arrays, structures, dynamic data
- To apply arithmetic operations
 - Load values from memory into registers
 - Store result from register to memory


Memory representation



- Each block has address
- Each block contains data



Each block has address



- A row is a doubleword
- The address of a doubleword is the address of the first block

 We commonly define variables in C program int a long int a etc.

 I wrote a simple code to check how much these variable declaration reserves in memory




 We commonly define variables in C program int a long int a etc.

 I wrote a simple code to check how much these variable declaration reserves in memory


```
[COE-ECE-ad3639:c-code ad3639$ ./a.out
short is 16 bits
int is 32 bits
long is 64 bits
long long is 64 bits
[COE-ECE-ad3639:c-code ad3639$ vi try.c
COE-ECE-ad3639:c-code ad3639$ ■
```








int a






int a

long int b






What about arrays?





- What about arrays?
- Lets say we define

int data[16];






- What about arrays?
- Lets say we define

int data[16];

data is an array






- What about arrays?
- Lets say we define

int data[16];


- data is an array
- Each element is of type int



- What about arrays?
- Lets say we define

int data[16];


- data is an array
- Each element is of type int
- There are 16
 elements in the
 array



- What about arrays?
- Lets say we define

int data[16];


- data is an array 100
- Each element is of type int
- There are 16
 elements in the
 array



- What about arrays?
- Lets say we define

int data[16];


- data is an array 100
- Each element is of type int
- There are 16
 elements in the
 array



- What about arrays?
- Lets say we define

int data[16];


- data is an array 100
- Each element is of type int
- There are 16
 elements in the
 array



- What about arrays?
- Lets say we define


int data[16];

- data is an array 100
- Each element is of type int
- There are 16
 elements in the
 array



- What is the address offset for each element of the array int data[16]?
 - _ 4
- What is the address offset for each element of the array short data[16]?
 - 2
- What is the address offset for each element of the array long data[16]?
 - 8
- RISC-V is byte addressable ISA (important)
 - Every block (i.e., byte) can be uniquely addressed

- Each block has address
- Each block contains data



- Each block has address
- Each block contains data
- Lets look at data placement
- How do you place this 64 bit data in a memory doubleword?




- Each block has address
- Each block contains data

0001000001000010011111110000000000000...000


- Each block has address
- Each block contains data




- Each block has address
- Each block contains data



- Each block has address
- Each block contains data




- Each block has address
- Each block contains data




Memory Operands

- Each block has address
- Each block contains data



Memory Operands

- Each block has address
- Each block contains data



Memory Operands

- Each block has address
- Each block contains data
- RISC-V is Little Endian (important)
 - Least-significant byte at least address of a doubleword




C code:

long int A[32];

$$A[12] = h + A[8];$$

Let the variable h in x21, base address of A in x22




C code:

long int A[32];

$$A[12] = h + A[8];$$

Let the variable h in x21, base address of A in x22




C code:

long int A[32];

$$A[12] = h + A[8];$$

Let the variable h in x21, base address of A in x22



C code:

```
long int A[32]; A[12] = h + A[8];
```

- Let the variable h in x21, base address of A in x22
- Compiled RISC-V code:
 - Index 8 requires offset of 64
 - 8 bytes per doubleword

```
ld x9, 64(x22) //load A[8] in x9
add x9, x21, x9 // x9 = h + x9
sd x9, 96(x22) // store x9 as A[12]
```

Memory Operations in RISC-V

- Id = load double word (Memory to CPU)
- sd = store double word (CPU to Memory)
- Ib = load byte (RISC-V is btte addressable)
- Ih = load half word (i.e., load 2 bytes)
- Iw = load word (i.e., load 1 word, i.e., 32 bits)
- Same instructions for store
 - sb, sh, and sw
- Question: Does RISC-V support aligned or unaligned memory transfers?



RISC-V Operations

- Register Operations
- Memory Operations
- Immediate Operations



Immediate Operands

Constant data specified in an instruction

```
addi x22, x22, 4 // x22 = x22 + 4
```

Remember x22 is 64 bits So, decimal 4 needs to be represented in 64 bits

Unsigned Binary Integers

- Given an n-bit number
- What is the range of numbers that can be represented
- Binary to decimal conversion

$$x = x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$

- Range: 0 to +2ⁿ 1
- Example
 - $-0000\ 0000\ ...\ 0000\ 1011_2$ $= 0 + ... + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0$ $= 0 + ... + 8 + 0 + 2 + 1 = 11_{10}$
- Using 64 bits: 0 to +18,446,774,073,709,551,615

2s-Complement Signed Integers

- Given an n-bit number
- Range: -2^{n-1} to $+2^{n-1}-1$
- Example
 - -1111 1111 ... 1111 1100₂ $= -1 \times 2^{31} + 1 \times 2^{30} + ... + 1 \times 2^{2} + 0 \times 2^{1} + 0 \times 2^{0}$ = -2,147,483,648 + 2,147,483,644 = -4₁₀
- Using 64 bits: -9,223,372,036,854,775,808
 to 9,223,372,036,854,775,807

2s-Complement Signed Integers

- Bit 63 is sign bit
 - 1 for negative numbers
 - 0 for non-negative numbers
- Non-negative numbers have the same unsigned and 2s-complement representation
- Some specific numbers
 - 0: 0000 0000 ... 0000
 - **– –**1: 1111 1111 ... 1111
 - Most-negative: 1000 0000 ... 0000
 - Most-positive: 0111 1111 ... 1111



Signed Negation

- Complement and add 1
 - Complement means $1 \rightarrow 0, 0 \rightarrow 1$

$$x + \overline{x} = 1111...111_2 = -1$$

 $\overline{x} + 1 = -x$

Example: negate +2

```
- +2 = 0000 \ 0000 \dots 0010_{two}
- -2 = 1111 \ 1111 \dots 1101_{two} + 1
= 1111 \ 1111 \dots 1110_{two}
```

Sign Extension

- Representing a number using more bits
 - Preserve the numeric value
- Replicate the sign bit to the left
- Examples: 8-bit to 16-bit
 - +2: 0000 0010 => 0000 0000 0000 0010
 - − −2: 1111 1110 => 1111 1111 1111 1110
- In RISC-V instruction set
 - 1b: sign-extend loaded byte
 - 1bu: zero-extend loaded byte



Lecture thus far (recap)

3 types of instructions

- Register instructions
- Memory instructions
- Immediate instructions



32 registers of 64-bit each

32 registers of 64-bit each

x0	64 bits
x1	64 bits
	64 bits
x31	64 bits
-	

32 registers of 64-bit each

x0	64 bits
x 1	64 bits
	64 bits
x31	64 bits

Question: How many bits are needed to represent the address of the register file?



32 registers of 64-bit each

x0	64 bits
x1	64 bits
	64 bits
x31	64 bits
-	

Question: How many bits are needed to represent the address of the register file? And: log2(32) = 5 bits



- 32 registers of 64-bit each
- $00000 \Rightarrow x0$
- 00001 → x1
- 00010 \rightarrow x2
- ...
- 11111 → x31

x 0	64 bits
x 1	64 bits
	64 bits
x31	64 bits

Question: How many bits are needed to represent the address of the register file? And: log2(32) = 5 bits

Representing Instructions

Instructions are encoded in binary

- Called machine code
- RISC-V: all instructions are 32 bits

RISC-V instructions

- 1d x9, 64(x22) // we have seen this instruction before
 - How to represent it in binary?
- Encoded as 32-bit instruction words
- Small number of formats encoding operation code (opcode), register numbers, ...
- Regularity!



RISC-V Encoding Summary

Name		Fi	eld				Comments
(Field Size)	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	
R-type	funct7	rs2	rs1	funct3	rd	opcode	Arithmetic instruction format
I-type	immediate	[11:0]	rs1	funct3	rd	opcode	Loads & immediate arithmetic
S-type	immed[11:5]	rs2	rs1	funct3	immed[4:0]	opcode	Stores
SB-type	immed[12,10:5]	rs2	rs1	funct3	immed[4:1,11]	opcode	Conditional branch format
UJ-type	immediate[20,10:1,11,19:12]				rd	opcode	Unconditional jump format
U-type	immediate[31:12]				rd	opcode	Upper immediate format

RISC-V R-format Instructions

funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

Register format of instructions

Instruction fields

- opcode: operation code (add, sub, etc)
- rd: destination register number
- funct3: 3-bit function code (additional opcode)
- rs1: the first source register number
- rs2: the second source register number
- funct7: 7-bit function code (additional opcode)

funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

add
$$x9, x20, x21$$

			1
			4

funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

add
$$x9, x20, x21$$

funct7 = funct3 = 0

funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

add x9, x20, x21

0000000	000	
---------	-----	--

funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

add x9, x20, x21

0000000	000
---------	-----

funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

add x9, x20, x21

0000000	000	0110011
---------	-----	---------

funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

add x9, x20, x21

0000000			000		0110011
---------	--	--	-----	--	---------

$$rs1 = ?$$

funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

add x9, x20, x21

0000000	000	0110011
---------	-----	---------

$$rs1 = x20$$

funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

add x9, x20, x21

0000000		000		0110011
---------	--	-----	--	---------

add = 0110011 (green page of the P&H book)

 $rs1 = x20 \rightarrow 10100$

funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

add x9, x20, x21

0000000	10100	000		0110011
---------	-------	-----	--	---------

add = 0110011 (green page of the P&H book)

 $rs1 = x20 \rightarrow 10100$

funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

add x9, x20, x21

0000000	10100	000		0110011
---------	-------	-----	--	---------

add = 0110011 (green page of the P&H book)

 $rs1 = x20 \rightarrow 10100$

 $rs2 = x21 \rightarrow 10101$

funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

add x9, x20, x21

0000000	10101	10100	000		0110011
---------	-------	-------	-----	--	---------

$$rs1 = x20 \rightarrow 10100$$

$$rs2 = x21 \rightarrow 10101$$



funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

add x9, x20, x21

0000000 10101	10100	000		0110011	
---------------	-------	-----	--	---------	--

add = 0110011 (green page of the P&H book)

 $rs1 = x20 \rightarrow 10100$

 $rs2 = x21 \rightarrow 10101$

 $rd = x9 \rightarrow 01001$



R-format Example

funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

add x9, x20, x21

0000000 10101	10100	000	01001	0110011
---------------	-------	-----	-------	---------

add = 0110011 (green page of the P&H book)

 $rs1 = x20 \rightarrow 10100$

 $rs2 = x21 \rightarrow 10101$

 $rd = x9 \rightarrow 01001$



R-format Example

fun	ct7	rs2	rs1	funct3	rd	opcode
7 b	its	5 bits	5 bits	3 bits	5 bits	7 bits

add x9, x20, x21

0000000 10101	10100	000	01001	0110011
---------------	-------	-----	-------	---------

0000001010110100000010010110011

R-Format Example

Also used for all logical operations

- and x9, x8, x7 // x9 = x8 & x7 (bitwise and)
- and = 0110011
- funct7 = 00000 and funct3 = 111
- Find the 32-bit instructions
- funct3 and funct7 are specified in green booklet

Immediate format of instruction

immediate	rs1	funct3	rd	opcode
12 bits	5 bits	3 bits	5 bits	7 bits

- addi x12, x17, 4
- addi = 0010011
- funct3 = 000
- rs1 = $x17 \rightarrow 10001$
- $rd = x12 \rightarrow 01100$
- immediate = 4 → 00000000100 (in 12 bits)
- 000000000100 10001 000 01100 0010011

RISC-V I Format

- Apart from immediate instructions, the I format is also used for
 - andi (AND immediate), ori (OR immediate), etc
 - load instructions
 - 1d x9, 64(x22) // x9 = Memory[x22 + 64]
 - 1d = 0000011, funct3 = 011
 - $rs1 = x22 \rightarrow 10110$
 - $rd = x9 \rightarrow 01001$
 - immediate = 64 \rightarrow 000001000000
 - 000001000000 10110 011 01001 0000011

immediate	rs1	funct3	rd	opcode
12 bits	5 bits	3 bits	5 bits	7 bits

- Store format (storing register to memory)
- sd x11, 64(x17)
- Conceptually store is also a memory operation like load, but store needs a whole new format and cannot fit in the immediate format. Why?
- Memory[x17+64] = x11
- Observe the destination is a memory and not a register
- Id x5, 36(x7) // x5 = Memory[36 + x7]
- So, in store instruction, no destination field is needed

RISC-V S Format

Cannot fit the store instruction in this format

immediate	rs1	funct3	rd	opcode
12 bits	5 bits	3 bits	5 bits	7 bits

Can it fit in the R-format?

funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

sd x11, 64(x17) → a number (64) needs immediate field

Imm[11:5]	rs2	rs1	funct3	Imm[4:0]	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

- sd x11, 64(x17)
- sd = 0100011, funct3 = 011
- rs2 = $x11 \rightarrow 01011$
- rs1 = x17 \rightarrow 10001
- immediate = 64 → 000001000000
- Observe immediate field is split (we will answer why soon)
- 0000010 01011 10001 011 00000 0100011



Imm[11:5]	rs2	rs1	funct3	Imm[4:0]	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

- sd x11, 64(x17)
- sd = 0100011, funct3 = 011
- rs2 = $x11 \rightarrow 01011$
- rs1 = x17 \rightarrow 10001
- immediate = $64 \rightarrow 000001000000$
- Observe immediate field is split (we will answer why soon)
- 0000010 01011 10001 011 00000 0100011



Imm[11:5]	rs2	rs1	funct3	Imm[4:0]	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

- sd x11, 64(x17)
- sd = 0100011, funct3 = 011
- rs2 = x11 \rightarrow 01011
- rs1 = x17 \rightarrow 10001
- immediate = $64 \rightarrow 000001000000$
- Observe immediate field is split (we will answer why soon)
- 0000010 01011 10001 011 00000 0100011



Imm[11:5]	rs2	rs1	funct3	Imm[4:0]	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

- sd x11, 64(x17)
- sd = 0100011, funct3 = 011
- rs2 = x11 \rightarrow 01011
- rs1 = x17 → 10001
- immediate = $64 \rightarrow 000001000000$
- Observe immediate field is split (we will answer why soon)
- 0000010 01011 10001 011 00000 0100011



Imm[11:5]	rs2	rs1	funct3	Imm[4:0]	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

- sd x11, 64(x17)
- sd = 0100011, funct3 = 011
- rs2 = x11 \rightarrow 01011
- rs1 = x17 → 10001
- immediate = $64 \rightarrow 000001000000$
- Observe immediate field is split (we will answer why soon)
- 0000010 01011 10001 011 00000 0100011



Imm[11:5]	rs2	rs1	funct3	Imm[4:0]	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

- sd x11, 64(x17)
- sd = 0100011, funct3 = 011
- rs2 = x11 \rightarrow 01011
- rs1 = $x17 \rightarrow 10001$
- immediate = 64 → 000001000000
- Observe immediate field is split (we will answer why soon)
- 0000010 01011 10001 011 00000 0100011




Store format (storing register to memory)

Imm[11:5]	rs2	rs1	funct3	Imm[4:0]	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

Different immediate format for store instructions

- rs1: base address register number
- rs2: source operand register number
- immediate: split into 2 positions


Store format (storing register to memory)



rs1 starts exactly at the same position for both format



Store format (storing register to memory)



R-format

funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

Design Principle

- Design Principle 3: Good design demands good compromises
 - Different formats complicate decoding, but allow 32-bit instructions uniformly
 - Keep formats as similar as possible

RISC-V I Format

- Apart from immediate instructions, the I format is also used for
 - Immediate instructions
 - Load Instructions
 - Logical instructions



Logical Operations

Instructions for bitwise manipulation

Operation	С	Java	RISC-V
Shift left	<<	<<	slli
Shift right	>>	>>>	srli
Bit-by-bit AND	&	&	and, andi
Bit-by-bit OR			or, ori
Bit-by-bit XOR	٨	۸	xor, xori
Bit-by-bit NOT	~	~	

Shift Operations

funct6	immed	rs1	funct3	rd	opcode
6 bits	6 bits	5 bits	3 bits	5 bits	7 bits

- immed: how many positions to shift
- Shift left logical
 - Shift left and fill with 0 bits
 - slli by *i* bits multiplies by 2^i
- Shift right logical
 - Shift right and fill with 0 bits
 - srli by i bits divides by 2ⁱ (unsigned only)



RISC-V I Format

- Apart from immediate instructions, the I format is also used for
 - Immediate instructions
 - Load Instructions
 - Logical instructions
 - Conditional operations



Conditional Operations

- Branch to a labeled instruction if a condition is true
 - Otherwise, continue sequentially
- beq rs1, rs2, L1
 - if (rs1 == rs2) branch to instruction labeled L1
- bne rs1, rs2, L1
 - if (rs1 != rs2) branch to instruction labeled L1

Compiling If Statements

C code:

```
if (i==j) f = g+h;
else f = g-h;
```

- f, g,h in x19, x20, x21
- i,j in x22, x23
- Compiled RISC-V code:

```
bne x22, x23, Else
add x19, x20, x21
beq x0,x0,Exit // unconditional
Else: sub x19, x20, x21
```

Exit: ...

Observe the use of x0



i≠j

Else:

f = g - h

j = = j?

Exit:

f = q + h

More Conditional Operations

- blt rs1, rs2, L1
 - if (rs1 < rs2) branch to instruction labeled L1
- bge rs1, rs2, L1
 - if (rs1 >= rs2) branch to instruction labeled L1
- Example
 - if (a > b) a += 1;
 - a in x22, b in x23
 bge x23, x22, Exit // branch if b >= a
 addi x22, x22, 1

Exit:

Signed vs. Unsigned

- Signed comparison: blt, bge
- Unsigned comparison: bltu, bgeu
- Example

 - x22 < x23 // signed
 -1 < +1</pre>
 - x22 > x23 // unsigned
 - +4,294,967,295 > +1

Procedure Calling

Steps required

- 1. Place parameters in registers x10 to x17
- 2. Transfer control to procedure
- 3. Acquire storage for procedure
- 4. Perform procedure's operations
- 5. Place result in register for caller
- 6. Return to place of call (address in x1)



Procedure Call Instructions

- Procedure call: jump and link
 jal x1, ProcedureLabel
 - Address of following instruction put in x1
 - Jumps to target address
- Procedure return: jump and link register jalr x0, 0(x1)
 - Like jal, but jumps to 0 + address in x1
 - Use x0 as rd (x0 cannot be changed)
 - Can also be used for computed jumps
 - e.g., for case/switch statements

Procedure Types

- Leaf procedures
 - Procedures that do not call any other procedures
 - i.e., they execute and return to the caller
- Non-Leaf procedures
 - Procedures that call other procedures

Please follow the examples on page 100



RISC-V I Format

- Apart from immediate instructions, the I format is also used for
 - Memory store instruction
 - Logical instructions
 - Conditional operations
 - Branch operations

Branch Addressing


- Branch instructions specify
 - Opcode, two registers, target address
- Most branch targets are near branch
 - Forward or backward
- Format:



- PC-relative addressing
 - Target address = PC + immediate × 2

Jump Addressing


- Jump and link (jal) target uses 20-bit immediate for larger range
- UJ format:




- For long jumps, eg, to 32-bit absolute address
 - lui: load address[31:12] to temp register
 - jalr: add address[11:0] and jump to target

RISC-V Addressing Summary


1. Immediate addressing




2. Register addressing



3. Base addressing



4. PC-relative addressing





RISC-V Encoding Summary

Name	Field			Field			Comments		
(Field Size)	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits			
R-type	funct7	rs2	rs1	funct3	rd	opcode	Arithmetic instruction format		
I-type	immediate	immediate[11:0]		funct3	rd	opcode	Loads & immediate arithmetic		
S-type	immed[11:5]	rs2	rs1	funct3	immed[4:0]	opcode	Stores		
SB-type	immed[12,10:5]	rs2	rs1	funct3	immed[4:1,11]	opcode	Conditional branch format		
UJ-type	immediate[20,10:1,11,19:12]				rd	opcode	Unconditional jump format		
U-type	immediate[31:12]				rd	opcode	Upper immediate format		

Other ISA

- x86
- PDP (programmed data processor)
- IBM 360
- SIMD ISA: CRAY-1
- VLIW ISA: IA-64
- PowerPC, POWER
- RISA ISA: Alpha, SPARC, MIPS, ARM etc
- What are the fundamental differences?
 - How instructions are specified?
 - What instructions do?

ISA Semantic Gap



- ISAs differ
 - How complex are the instructions?



ISA complexity trade-off

- Large semantic gap = ISA closer to the control signals
 - Advantages
 - Simple hardware
 - Disadvantages
 - Complex compiler (translate a high level language to control signals)
- Small sematic gaps = ISA closer to the high level language
 - Advantages
 - · Simple compiler
 - Disadvantages
 - · Complex hardware
- Java machines, LISP machines, object-oriented machines, capabilitybased machines are all examples of small semantic gaps



Semantic Gap

- RISC (Reduced instruction set computer)
 - Simple instructions
- CISC (Complex instruction set computer)
 - Complex instructions



MIPS ISA

- MIPS: commercial predecessor to RISC-V
- Similar basic set of instructions
 - 32-bit instructions
 - 32 general purpose registers, register 0 is always 0
 - 32 floating-point registers
 - Memory accessed only by load/store instructions
 - Consistent use of addressing modes for all data sizes
- Different conditional branches
 - For <, <=, >, >=
 - RISC-V: blt, bge, bltu, bgeu
 - MIPS: slt, sltu (set less than, result is 0 or 1)
 - Then use beq, bne to complete the branch

Instruction Encoding

Register-re	gister			
	31	25 24	20 19	15 14 12 11 7 6 0
RISC-V	funct7(7)	rs2(5)	rs1(5)) funct3(3) rd(5) opcode(7)
	31 2	6 25 21	1 20 16	16 15 11 10 6 5 0
MIPS	Op(6)	Rs1(5)	Rs2(5)	Rd(5) Const(5) Opx(6)
Load				
	31		20 19	15 14 12 11 7 6 0
RISC-V		diate(12)	rs1(5)	
	31 2	6 25 21		16 15 0
MIPS	Op(6)	Rs1(5)	Rs2(5)	Const(16)
Store				
5 100 \ /	31	25 24	20 19	15 14 12 11 7 6 0
RISC-V	immediate(7)	rs2(5)	rs1(5)	
				16 15 0
MIPS	Op(6)	Rs1(5)	Rs2(5)	Const(16)
Branch	•	05.04	00.40	45.44 40.44 7.0
5 155 \	31	25 24	20 19	15 14 12 11 7 6 0
RISC-V	immediate(7)	rs2(5)	rs1(5)	
MDO				16 15 0
MIPS	Op(6)	Rs1(5)	Opx/Rs2(5)	Const(16)



The Intel x86 ISA

Evolution with backward compatibility

- 8080 (1974): 8-bit microprocessor
 - Accumulator, plus 3 index-register pairs
- 8086 (1978): 16-bit extension to 8080
 - Complex instruction set (CISC)
- 8087 (1980): floating-point coprocessor
 - Adds FP instructions and register stack
- 80286 (1982): 24-bit addresses, MMU
 - Segmented memory mapping and protection
- 80386 (1985): 32-bit extension (now IA-32)
 - Additional addressing modes and operations
 - Paged memory mapping as well as segments



The Intel x86 ISA

Further evolution...

- i486 (1989): pipelined, on-chip caches and FPU
 - Compatible competitors: AMD, Cyrix, ...
- Pentium (1993): superscalar, 64-bit datapath
 - Later versions added MMX (Multi-Media eXtension) instructions
 - The infamous FDIV bug
- Pentium Pro (1995), Pentium II (1997)
 - New microarchitecture (see Colwell, The Pentium Chronicles)
- Pentium III (1999)
 - Added SSE (Streaming SIMD Extensions) and associated registers
- Pentium 4 (2001)
 - New microarchitecture
 - Added SSE2 instructions



The Intel x86 ISA

And further...

- AMD64 (2003): extended architecture to 64 bits
- EM64T Extended Memory 64 Technology (2004)
 - AMD64 adopted by Intel (with refinements)
 - Added SSE3 instructions
- Intel Core (2006)
 - Added SSE4 instructions, virtual machine support
- AMD64 (announced 2007): SSE5 instructions
 - Intel declined to follow, instead…
- Advanced Vector Extension (announced 2008)
 - Longer SSE registers, more instructions

Concluding Remarks

- Design principles
 - 1. Simplicity favors regularity
 - 2. Smaller is faster
 - 3. Good design demands good compromises
- Make the common case fast
- Layers of software/hardware
 - Compiler, assembler, hardware
- RISC-V: typical of RISC ISAs

