CMOS Digital Integrated Circuits Silicon Monolithic

74HC595D

1. Functional Description

• 8-Bit Shift Register/Latch (3-state)

2. General

The 74HC595D is a high speed 8-BIT SHIFT REGISTER/LATCH fabricated with silicon gate C2MOS technology. It achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The 74HC595D contains an 8-bit static shift register which feeds an 8-bit storage register.

Shift operation is accomplished on the positive going transition of the SCK input. The output register is loaded with the contents of the shift register on the positive going transition of the RCK input. Since RCK and SCK signal are independent, parallel outputs can be held stable during the shift operation.


And, since the parallel outputs are 3-state, it can be directly connected to 8-bit bus. This register can be used in serial-to-parallel conversion, data receivers, etc.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

3. Features


- (1) High speed: $f_{MAX} = 55 \text{ MHz}$ (typ.) at $V_{CC} = 5 \text{ V}$
- (2) Low power dissipation: $I_{CC} = 4.0 \mu A \text{ (max)}$ at $T_a = 25^{\circ}C$
- (3) Balanced propagation delays: t_{PLH} ≈ t_{PHL}
- (4) Wide operating voltage range: $V_{CC(opr)} = 2.0 \text{ V}$ to 6.0 V

4. Packaging







5. Pin Assignment



6. Marking



7. IEC Logic Symbol






8. Truth Table

		Inputs			Function
SI	SCK	SCLR	RCK	G	Fulction
Х	Х	Х	Х	Н	QA thru QH outputs disable
Х	Х	Х	Х	L	QA thru QH outputs enable
Х	Х	L	Х	Х	Shift register is cleared.
L		Н	х	Х	First stage of S.R. becomes "L". Other stages store the data of previous stage, respectively.
Н		Н	х	Х	First stage of S.R. becomes "H". Other stages store the data of previous stage, respectively.
Х		Н	Х	Х	State of S.R. is not changed.
Х	Х	Х		Х	S.R. data is stored into storage register.
Х	Х	Х		Х	Storage register stage is not changed.


X: Don't care

9. Timing Chart





10. System Diagram



11. Absolute Maximum Ratings (Note)

Characteristics	Symbol	Note	Rating	Unit
Supply voltage	V _{CC}		-0.5 to 7.0	V
Input voltage	V _{IN}		-0.5 to V _{CC} + 0.5	V
Output voltage	V _{OUT}		-0.5 to V _{CC} + 0.5	V
Input diode current	I _{IK}		±20	mA
Output diode current	I _{OK}		±20	mA
Output current (QH')	I _{OUT}		±25	mA
Output current (QA to QH)			±35	
V _{CC} /ground current	I _{CC}		±75	mA
Power dissipation	P _D	(Note 1)	500	mW
Storage temperature	T _{stg}		-65 to 150	°C

Note: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

Note 1: P_D derates linearly with -8 mW/°C above 85 °C



12. Operating Ranges (Note)

Characteristics	Symbol	Test Condition	Rating	Unit
Supply voltage	V _{CC}	_	2.0 to 6.0	V
Input voltage	V _{IN}		0 to V _{CC}	V
Output voltage	V _{OUT}	_	0 to V _{CC}	V
Operating temperature	T _{opr}	_	-40 to 125	°C
Input rise and fall times	t _r ,t _f	_	0 to 50	μS

Note: The operating ranges must be maintained to ensure the normal operation of the device. Unused inputs must be tied to either V_{CC} or GND.



13. Electrical Characteristics

13.1. DC Characteristics (Unless otherwise specified, $T_a = 25$ °C)

Characteristics	Symbol	Test Condition	1	V _{CC} (V)	Min	Тур.	Max	Unit
High-level input voltage	V _{IH}	_		2.0	1.50	_	_	V
				4.5	3.15	_	_]
				6.0	4.20	_	_	
Low-level input voltage	V _{IL}	_		2.0	_	_	0.50	V
				4.5	_	_	1.35	
				6.0	_	_	1.80	
High-level output voltage	V _{OH}	V _{IN} = V _{IH} or V _{IL}	I _{OH} = -20 μA	2.0	1.9	2.0	_	V
				4.5	4.4	4.5	_	
				6.0	5.9	6.0	_	
High-level output voltage	1		I _{OH} = -4 mA	4.5	4.18	4.31	_]
QH'			I _{OH} = -5.2 mA	6.0	5.68	5.80	_	
High-level output voltage	1		I _{OH} = -6 mA	4.5	4.18	4.31	_]
QA to QH			I _{OH} = -7.8 mA	6.0	5.68	5.80	_]
Low-level output voltage	V _{OL}	V _{IN} = V _{IH} or V _{IL}	I _{OL} = 20 μA	2.0	_	0.0	0.1	V
				4.5	_	0.0	0.1]
				6.0	_	0.0	0.1]
Low-level output voltage	1		I _{OL} = 4 mA	4.5	_	0.17	0.26	
QH'			I _{OL} = 5.2 mA	6.0	_	0.18	0.26]
Low-level output voltage	1		I _{OL} = 6 mA	4.5	_	0.17	0.26]
QA to QH			I _{OL} = 7.8 mA	6.0	_	0.18	0.26	
3-state output OFF-state leakage current	I _{OZ}	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = V_{CC} \text{ or GND}$		6.0	_	_	±0.5	μА
Input leakage current	I _{IN}	V _{IN} = V _{CC} or GND		6.0	_	_	±0.1	μА
Quiescent supply current	Icc	V _{IN} = V _{CC} or GND		6.0	_	_	4.0	μА



13.2. DC Characteristics (Unless otherwise specified, T_a = -40 to 85 °C)

Characteristics	Symbol	Test Condition		V _{CC} (V)	Min	Max	Unit
High-level input voltage	V _{IH}	_		2.0	1.50	_	V
				4.5	3.15	_	
				6.0	4.20	_	
Low-level input voltage	V _{IL}	_		2.0	_	0.50	V
				4.5		1.35	
				6.0	_	1.80	
High-level output voltage	V _{OH}	V _{IN} = V _{IH} or V _{IL}	I _{OH} = -20 μA	2.0	1.9	_	V
				4.5	4.4	_	
				6.0	5.9	_	
High-level output voltage			I _{OH} = -4 mA	4.5	4.13	_	
QH'			I _{OH} = -5.2 mA	6.0	5.63	_	
High-level output voltage			I _{OH} = -6 mA	4.5	4.13	_	
QA to QH			I _{OH} = -7.8 mA	6.0	5.63	_	
Low-level output voltage	V _{OL}	V _{IN} = V _{IH} or V _{IL}	I _{OL} = 20 μA	2.0	_	0.1	V
				4.5	_	0.1	
				6.0	_	0.1	
Low-level output voltage			I _{OL} = 4 mA	4.5	_	0.33	
QH'			I _{OL} = 5.2 mA	6.0		0.33	
Low-level output voltage			I _{OL} = 6 mA	4.5	_	0.33	
QA to QH			I _{OL} = 7.8 mA	6.0	_	0.33	
3-state output OFF-state leakage current	I _{OZ}	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = V_{CC} \text{ or GND}$		6.0		±5.0	μА
Input leakage current	I _{IN}	$V_{IN} = V_{CC}$ or GND		6.0	_	±1.0	μΑ
Quiescent supply current	Icc	$V_{IN} = V_{CC}$ or GND		6.0	_	40.0	μА



13.3. DC Characteristics (Unless otherwise specified, T_a = -40 to 125 °C)

Characteristics	Symbol	Test Condition		V _{CC} (V)	Min	Max	Unit
High-level input voltage	V _{IH}	_		2.0	1.50	_	V
				4.5	3.15	_	
				6.0	4.20	_	
Low-level input voltage	V _{IL}	_		2.0	_	0.50	V
				4.5	_	1.35	
				6.0	_	1.80	
High-level output voltage	V _{OH}	V _{IN} = V _{IH} or V _{IL}	I _{OH} = -20 μA	2.0	1.9	_	V
				4.5	4.4	_	
				6.0	5.9	_	
High-level output voltage			I _{OH} = -4 mA	4.5	3.7	_	
QH'			I _{OH} = -5.2 mA	6.0	5.2	_	
High-level output voltage			I _{OH} = -6 mA	4.5	3.7	_	
QA to QH			I _{OH} = -7.8 mA	6.0	5.2	_	
Low-level output voltage	V _{OL}	V _{IN} = V _{IH} or V _{IL}	I _{OL} = 20 μA	2.0	_	0.1	V
				4.5	_	0.1	
				6.0	_	0.1	
Low-level output voltage			I _{OL} = 4 mA	4.5	_	0.4	
QH'			I _{OL} = 5.2 mA	6.0	_	0.4	
Low-level output voltage			I _{OL} = 6 mA	4.5	_	0.4	
QA to QH			I _{OL} = 7.8 mA	6.0	_	0.4	
3-state output OFF-state leakage current	I _{OZ}	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = V_{CC} \text{ or GND}$		6.0	_	±10.0	μА
Input leakage current	I _{IN}	$V_{IN} = V_{CC}$ or GND		6.0	_	±1.0	μΑ
Quiescent supply current	Icc	$V_{IN} = V_{CC}$ or GND		6.0		160.0	μА



13.4. Timing Requirements (Unless otherwise specified, T_a = 25 °C, Input: t_r = t_f = 6 ns)

Characteristics	Symbol	Test Condition	V _{CC} (V)	Limit	Unit
Minimum pulse width (SCK, RCK)	$t_{w(L)}, t_{w(H)}$	See 14. AC Waveform,	2.0	75	ns
		Fig. 14.2	4.5	15	1
			6.0	13]
Minimum pulse width (SCLR)	t _{w(L)}	See 14. AC Waveform,	2.0	75	ns
		Fig. 14.2	4.5	15	
			6.0	13]
Minimum setup time (SI-SCK)	t _S	See 14. AC Waveform,	2.0	50	ns
		Fig. 14.2	4.5	10	1
			6.0	9]
Minimum setup time (SCK - RCK)	t _S	See 14. AC Waveform,	2.0	75	ns
		Fig. 14.2	4.5	15	1
			6.0	13]
Minimum setup time (SCLR -RCK)	t _S	See 14. AC Waveform,	2.0	100	ns
linimum setup time (SCLR -RCK)		Fig. 14.2	4.5	20	1 1
			6.0	17]
Minimum hold time	t _h	See 14. AC Waveform,	2.0	0	ns
		Fig. 14.2	4.5	0	1
			6.0	0]
Minimum removal time (SCLR)	t _{rem}	See 14. AC Waveform,	2.0	50	ns
		Fig. 14.2	4.5	10	1
			6.0	9]
Clock frequency	f	_	2.0	6	MHz
			4.5	30	
			6.0	35]



13.5. Timing Requirements (Unless otherwise specified, T_a = -40 to 85 °C, Input: t_r = t_f = 6 ns)

Characteristics	Symbol	Test Condition	V _{CC} (V)	Limit	Unit
Minimum pulse width (SCK, RCK)	$t_{w(L)}, t_{w(H)}$	See 14. AC Waveform,	2.0	95	ns
		Fig. 14.2	4.5	19	
			6.0	16]
Minimum pulse width (SCLR)	t _{w(L)}	See 14. AC Waveform,	2.0	95	ns
		Fig. 14.2	4.5	19	
			6.0	16	
Minimum setup time (SI-SCK)	t _S	See 14. AC Waveform,	2.0	65	ns
		Fig. 14.2	4.5	13	
			6.0	11	
Minimum setup time (SCK - RCK)	t _S	See 14. AC Waveform,	2.0	95	ns
		Fig. 14.2	4.5	19	
			6.0	16	
Minimum setup time (SCLR -RCK)	t _S	See 14. AC Waveform,	2.0	125	ns
		Fig. 14.2	4.5	25	
			6.0	21	
Minimum hold time	t _h	See 14. AC Waveform,	2.0	0	ns
		Fig. 14.2	4.5	0	
			6.0	0	
Minimum removal time (SCLR)	t _{rem}	See 14. AC Waveform,	2.0	65	ns
		Fig. 14.2	4.5	13	
			6.0	11	
Clock frequency	f	_	2.0	5	MHz
			4.5	25	
			6.0	28	



13.6. Timing Requirements (Unless otherwise specified, T_a = -40 to 125 °C, Input: t_f = t_f = 6 ns)

Characteristics	Symbol	Test Condition	V _{CC} (V)	Limit	Unit
Minimum pulse width (SCK, RCK)	$t_{w(L)}, t_{w(H)}$	See 14. AC Waveform,	2.0	110	ns
		Fig. 14.2	4.5	22	1
			6.0	19	1
Minimum pulse width (SCLR)	t _{w(L)}	See 14. AC Waveform,	2.0	110	ns
		Fig. 14.2	4.5	22	
			6.0	19	
Minimum setup time (SI-SCK)	ts	See 14. AC Waveform,	2.0	75	ns
		Fig. 14.2	4.5	15	
			6.0	13	
Minimum setup time (SCK - RCK)	ts	See 14. AC Waveform,	2.0	110	ns
		Fig. 14.2	4.5	22	
			6.0	19	
Minimum setup time (SCLR -RCK)	ts	See 14. AC Waveform,	2.0	150	ns
		Fig. 14.2	4.5	30]
			6.0	26	
Minimum hold time	t _h	See 14. AC Waveform,	2.0	0	ns
		Fig. 14.2	4.5	0]
			6.0	0]
Minimum removal time (SCLR)	t _{rem}	See 14. AC Waveform,	2.0	75	ns
		Fig. 14.2	4.5	15]
			6.0	13	
Clock frequency	f	_	2.0	4	MHz
			4.5	20]
			6.0	24]

13.7. AC Characteristics (Unless otherwise specified, C_L = 15 pF, V_{CC} = 5 V, T_a = 25 °C, Input: t_r = t_f = 6 ns)

Characteristics	Symbol	Test Condition	Min	Тур.	Max	Unit
Output transition time (QH')	t _{TLH} ,t _{THL}	See 14. AC Waveform, Fig. 14.1	_	4	8	ns
Propagation delay time (SCK-QH')	t _{PLH} ,t _{PHL}	See 14. AC Waveform, Fig. 14.1	_	12	21	
Propagation delay time(SCLR-QH')	t _{PHL}	See 14. AC Waveform, Fig. 14.1	_	15	30	
Maximum clock frequency	f _{MAX}	_	35	55	_	MHz



13.8. AC Characteristics (Unless otherwise specified, $T_a = 25$ °C, Input: $t_r = t_f = 6$ ns)

Characteristics	Symbol	Note	Test Condition	C _L (pF)	V _{CC} (V)	Min	Тур.	Max	Unit
Output transition time	t _{TLH} ,t _{THL}		See 14. AC Waveform,	50	2.0		25	60	ns
(Qn)			Fig. 14.1		4.5	_	7	12	
					6.0	_	6	10	
Output transition time	t _{TLH} ,t _{THL}		See 14. AC Waveform,	50	2.0		30	75	ns
(QH')			Fig. 14.1		4.5	_	8	15	
					6.0	_	7	13	
Propagation delay time	t _{PLH} ,t _{PHL}		See 14. AC Waveform,	50	2.0	_	45	125	ns
(SCK-QH')			Fig. 14.1		4.5	_	15	25	
					6.0	_	13	21	
Propagation delay time	t _{PHL}		See 14. AC Waveform,	50	2.0	_	60	175	ns
(SCLR -QH')			Fig. 14.1		4.5	_	18	35	
					6.0	_	15	30	
Propagation delay time	t _{PLH} ,t _{PHL}		See 14. AC Waveform,	50	2.0	_	60	150	ns
(RCK-Q _n)			Fig. 14.1		4.5	_	20	30]
					6.0	_	17	26	
				150	2.0	_	75	190]
					4.5	_	25	38	
					6.0	_	22	32	
Output enable time	t _{PZL} ,t _{PZH}		$R_L = 1 \text{ k}\Omega$	50	2.0	_	45	135	ns
					4.5	_	15	27	1
					6.0	_	13	23	
				150	2.0	_	60	175	
					4.5	_	20	35	1
					6.0	_	17	30	
Output disable time	t_{PLZ}, t_{PHZ}		$R_L = 1 k\Omega$	50	2.0	_	30	150	ns
					4.5	_	15	30	1 I
					6.0	_	14	26	
Maximum clock	f _{MAX}		_	50	2.0	6	17	_	MHz
frequency					4.5	30	50	_	
					6.0	35	59	_	
Input capacitance	C _{IN}		_	•		_	3	_	pF
Power dissipation capacitance	C _{PD}	(Note 1)	_			_	41	_	pF

Note 1: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation.

 $I_{CC(opr)} = C_{PD} \times V_{CC} \times f_{IN} + I_{CC}$



13.9. AC Characteristics (Unless otherwise specified, T_a = -40 to 85 °C, Input: t_r = t_f = 6 ns)

Characteristics	Symbol	Test Condition	C _L (pF)	V _{CC} (V)	Min	Max	Unit
Output transition time	t _{TLH} ,t _{THL}	See 14. AC Waveform,	50	2.0	_	75	ns
(Qn)		Fig. 14.1		4.5	_	15	1
				6.0	_	13	1
Output transition time	t _{TLH} ,t _{THL}	See 14. AC Waveform, Fig. 14.1	50	2.0	_	95	ns
(QH')				4.5	_	19	
				6.0	_	16	
Propagation delay time	t _{PLH} ,t _{PHL}	See 14. AC Waveform, Fig. 14.1	50	2.0	_	155	ns
(SCK-QH')				4.5	_	31	
				6.0	_	26	
Propagation delay time	t _{PHL}	See 14. AC Waveform,	50	2.0	_	220	ns
(SCLR -QH')		Fig. 14.1		4.5	_	44	
				6.0	_	37	1
Propagation delay time	t _{PLH} ,t _{PHL}	See 14. AC Waveform,	50	2.0	_	190	ns
(RCK-Q _n)		Fig. 14.1		4.5	_	38	1
				6.0	_	32	1
			150	2.0	_	240	
				4.5	_	48	
				6.0	_	41]
Output enable time	t_{PZL}, t_{PZH}	$R_L = 1 k\Omega$	50	2.0	_	170	ns
				4.5	_	34]
				6.0	_	29	1
			150	2.0	_	220]
				4.5	_	44	
				6.0	_	37	1
Output disable time	t_{PLZ}, t_{PHZ}	$R_L = 1 k\Omega$	50	2.0	_	190	ns
				4.5	_	38	
				6.0		33]
Maximum clock frequency	f _{MAX}	_	50	2.0	5	_	MHz
, .				4.5	25	_]
				6.0	28	_	1



13.10. AC Characteristics (Unless otherwise specified, T_a = -40 to 125 °C, Input: t_f = t_f = 6 ns)

Characteristics	Symbol	Test Condition	C _L (pF)	V _{CC} (V)	Min	Max	Unit
Output transition time (Qn)	t _{TLH} ,t _{THL}	See 14. AC Waveform, Fig. 14.1	50	2.0	_	90	ns
				4.5	_	18	
				6.0	_	15	
Output transition time (QH')	t _{TLH} ,t _{THL}	See 14. AC Waveform, Fig. 14.1	50	2.0	_	115	ns
				4.5	_	23	
				6.0	_	20	
Propagation delay time (SCK-QH')	t _{PLH} ,t _{PHL}	See 14. AC Waveform, Fig. 14.1	50	2.0	_	240	ns
				4.5	_	48	
				6.0	_	31	
Propagation delay time (SCLR -QH')	t _{PHL}	See 14. AC Waveform, Fig. 14.1	50	2.0	_	265	ns
				4.5	_	53	
				6.0	_	45	
Propagation delay time (RCK-Q _n)	t _{РLН} ,t _{РНL}	See 14. AC Waveform, Fig. 14.1	50	2.0	_	265	ns
				4.5	_	53	
				6.0	_	45	
			150	2.0	_	285	
				4.5	_	57	
				6.0	_	48	
Output enable time	t _{PZL} ,t _{PZH}	R _L = 1 kΩ	50	2.0	_	225	ns
				4.5	_	45	
				6.0	_	38	
			150	2.0	_	265	
				4.5	_	53	
				6.0	_	45	
Output disable time	t _{PLZ} ,t _{PHZ}	R _L = 1 kΩ	50	2.0	_	225	ns
				4.5	_	45	
				6.0	_	38	
Maximum clock frequency	f _{MAX}	_	50	2.0	4	_	MHz
				4.5	20	_	
				6.0	24	_	1



14. AC Waveform




Fig. 14.1 t_{TLH}, t_{THL}, t_{PLH}, t_{PHL}





Fig. 14.2 t_w, t_s, t_h, t_{rem}



Package Dimensions

Unit: mm



Weight: 0.15 g (typ.)

	Package Name(s)
Nickname: SOIC16	



RESTRICTIONS ON PRODUCT USE

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's
 written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications.
 TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE
 EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY
 CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT
 ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation,
 equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles,
 trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices,
 elevators and escalators, devices related to electric power, and equipment used in finance-related fields. IF YOU USE PRODUCT FOR
 UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your TOSHIBA sales
 representative.
- · Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any
 applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any
 infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any
 intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE
 FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER,
 INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING
 WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND
 (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT,
 OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR
 PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product.
 Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.