## University of Windsor

## **Electrical and Computer Engineering**

ELEC-4430: Embedded System Design

Data Buffering System for FPGA, Progress Report 2

Last Name: ILIEVSKI First Name: BRAJAN

March 1, 2021

## **Code Progression:**

In the previous progress report, the group successfully demonstrated the limitations of extending a synchronous design to work in an asynchronous two-clock domain. These limitations included the challenges with driving control signals with two different clocks and the need for synchronizers and grey code counters to overcome the challenges with comparing pointers existing in two different frequency domains.

In this report, we begin with a description and walkthrough of our asynchronous FIFO design and its associated code. Unlike our previous iteration, the async FIFO design separates the read and write pointer control paths into two separate processes driven by *oclk* and *iclk*, respectively. For both read side and write side processes, there exists a respective grey-to-binary converter that remains outside the processes to enable comparison of the read or write pointer (in its native clock domain) to a synchronized read or write pointer originating from the other clock domain. To more clearly illustrate the asynchronous design, consider the code snippet for the write side process (W is initialized to 3):

```
write_side : process(iclk)
begin
    if rising_edge(iclk) then
        if resetW = '1' then
            writePtr <= (others => '0');
            writePtrGray <= (others => '0');
            syncReadPtrBin <= (others => '0');
            readPtrGraySync0 <= (others => '0');
            readPtrGraySync1 <= (others => '0');
            if fill = '1' and not full = '1' then
                writePtr <= writePtr + '1';</pre>
            end if;
             --Binary-to-Grey Conversion for the write pointer
            writePtrGray <= writePtr xor ('0' & writePtr(W-1 downto 1));</pre>
             --Synchroniser
            readPtrGraySync0 <= readPtrGray;
            readPtrGravSvnc1 <= readPtrGravSvnc0;
            --Read Pointer Register
            syncReadPtrBin <= readPtrBin;</pre>
        end if:
    end if:
end process;
--Grey-to-Binary Conversion for the read pointer
readPtrBin(W-1) <= readPtrGraySync1(W-1);</pre>
for i in W-2 downto 0 generate
    readPtrBin(i) <= readPtrBin(i+1) xor readPtrGraySyncl(i);</pre>
full <= '1' when writePtr + '1' = syncReadPtrBin else '0';</pre>
fifo full <= full;
```

When reset is not asserted, the write pointer is incremented when the fill input is asserted and the FIFO is not full. This is sequentially followed by the conversion of the current binary write pointer into grey code by XORing the write pointer with a left-shifted version of itself. The Grey-code write pointer (writePtrGray) is not used in this write-side process but will instead be sent and synchronized to the read-side process for comparison against the native read pointer (more on this later). Similar to how the native writePtrGray is sent to the read side, this write-side process will receive a Gray-code read pointer (readPtrGray) from the read side, and this read pointer will be sent to the two-stage synchronizer. Outside of the read-side process, the synchronized Gray-code read pointer (readPtrGraySync1) is converted back to binary using a for loop to incrementally XOR the grey-code pointer with the binary pointer starting from MSB to LSB.

Having successfully synchronized and converted the read pointer into the write-clock domain, we next carry out a comparison between the native write pointer and synchronized read pointer in binary form. We bring special attention to the second last line of this code snippet given that this is where the *full* flag is asserted. When the FIFO has been written to eight times and the write pointer is incremented to "111" in the process, we check whether a roll over condition *will* occur in the next increment by adding '1' to the read pointer and comparing it against the synchronized read pointer. In this case, "111" + '1' returns "000" which will be equal to the read pointer. This will assert the *full* flag and will disable any more write pointer incrementation in the above process, and thus the write pointer will remain at "111".

Next, let us analyze the condition required to assert the *empty* flag from the read side. In the code snippet below, it is observed that the read pointer does not have '1' added to it in the comparison. Instead, we directly compare the value of the read pointer to that of the synchronized write pointer. After writing and reading from the FIFO a total of eight times, the read pointer will be incremented to "111" during the last read operation within the process. When this occurs, the native read pointer now equals the synchronized binary write pointer (originally transmitted as *writePtrGray* from the write side) and the *empty* flag is asserted.

```
--Subsequent to read-side process
empty <= '1' when readPtr = syncWritePtrBin else '0';
fifo empty <= empty;</pre>
```

From the description given above, it is observed that the *full* and *empty* flags are asserted under two different equal pointer conditions without the need to track a *rollover* bit under two different clocks. This is achieved by raising the *full* flag when a rollover of the native *write* pointer <u>will</u> occur in the next increment process but the write pointer is maintained at "111". In this way, we are able to compare the read and write pointers at the condition "000" = "000" without incrementing the write pointer. Leveraging the situation that the write pointer remains at "111", we can then evaluate when the read pointer catches up to the write pointer at the condition "111" = "111". As such, we successfully evaluate two different equal conditions without an asynchronously driven rollover bit.

The asynchronous code implemented is present below in the appendix, and the logic exists within the *asynchron\_FIFO* entity that begins on line 99.

Upon completing the design expansion from synchronous FIFO to asynchronous FIFO, the next step in the data buffering system is to build the top entity which is comprised of 3 FIFO's along with supplementary logic that connects everything together and drives the control signals. As is presented in the appendix below, our current code demonstrates the *data\_buff* entity declaration along with the ports specified in the spec, as well as the *asynchron\_FIFO* entity which is instantiated thrice in *data\_buff*. Currently, some connections are overlapping, as the additional logic has not been inserted by way of parallel processes.

It can be noted that the way to define the physical connections within the entity is by utilizing a port map which as its name indicates, directly maps ports from the component to ports of the top-most entity. Figure 1 below displays how this is written in VHDL.

```
FIFO1: asynchronFIFO

generic map (8, 8, 8)

port map (resetR => reset, resetW => reset, oclk => OCLK, iclk => ICLK,

enEmpty => empty_fifo, enFill => fill_fifo,

fifo_empty => isEmpty1, fifo_full => isFull1,

FIFO_OUT => DOUT, FIFO_IN => DIN); -- note, DOUT will need to be mapped to

-- auxiliary signal as we cannot map all FIFO outputs to DOUT
```


Figure 1: FIFO1 instantiation and port mapping

This is repeated for FIFO2 and FIFO3, although certain ports will be mapped differently. Moving forward, the parallel processes that drive the control logic, such as indicating an empty of full FIFO, determining which FIFO to read from provided the order requirement and etc.

## **Testbench Development:**

Although a testbench will be provided for the data buffering system, to actively monitor the performance of the data buffering system, it was crucial to put together a simple testbench for basic testing and verification. This testbench was developed upon completing the asynchronous FIFO code and is currently limited to testing just one FIFO as opposed to the entire system. The stimuli generated includes the input and output clocks, the reset signals, the enabling fill/empty and etc. The main focus of the waveform generated below is to analyze the clocks and the writing ability.

The output of the FIFO data buffer and the testbench is presented as below:



From the waveform output, it is recognizable that the data buffer in running on two different clocks simultaneously, (oclk and iclk). The input clock signal oversees the write or fill operation is 4 times faster than output clock signal since oclk and iclk are set to be 16000ps and 4000ps, respectively. With more rising clock edge, the write operation is updated more frequent than read operation. Consequently, the input transferred into the data buffer system can be more valid and plausible (avoid the transient state input). As a result, the data buffer system is expected to conduct more write operation than read as indicated in the oclk and iclk waveform.

The output of FIFO data buffer above demonstrates the behavior of the asynchronous FIFO in write operation. At the beginning, two reset signals (resetR and resetW) are set to active-high to normalize the system. To write an input into FIFO, the enable write (enW\_fill) must be set to high. In the

testbench, write enables is set to be high every 30 rising-edge of input clock. As soon as the write enable is active-high, the data system begins to load memory FIFO with DIN value every rising edge clock cycle. The write enable is set to 8 consecutive rising edge input clocks to fully load 8 words into data FIFO. After writing 8 words in FIFO buffer, the fifo\_empty flag is set to active-low since the FIFO is no longer empty. However, there is a small delay of two input clock cycles, which can be explained by the two flip-flops synchronizers. Although synchronizers help to ensure the valid state for time-domain crossing, signals are held back and delayed for the equal number of implemented flip-flops. However, the fifo\_full flag is active-high after 7 words, indicating the FIFO is fully loaded with words in only 7 rising edges. Therefore, the FIFO logic and testbench must be revised before the completed data buffer implementation.

The main purpose of the second progress report is to update the VHDL code for the asynchronous functionality and present the testbench output of the data buffer system. There are some few unexpected flags behaviors; particularly, the fifo\_full. However, the system waveform behavior can mostly model the asynchronous data buffer system. In the last progress report, it is anticipated that the FIFO VHDL logic and testbench produce the complete behaviors of asynchronous FIFO. Moreover, the combinational logic between three FIFOs will also be included and fully explained to indicate the handshaking process within the data buffer system.

```
1 library ieee;
2 use ieee.std logic 1164.all;
  use IEEE.numeric std.all;
  use IEEE.std logic unsigned.all;
6 -- added logic *PROCESS* for checking empty/full
7 -- DIN does not require temp signals cause it can drive all FIFO's but
DOUT requires some temp signals
9
10 entity data buff is
11
12 port ( ICLK:
                            in std logic;
13
           OCLK:
                                in std logic;
14
           reset:
                            in std logic;
15
           fill fifo:
                           in std logic;
                         in std_logic;
16
           empty fifo:
           DIN:
17
                       in std logic vector(7 downto 0);
18
          DOUT:
                       out std logic vector(7 downto 0);
19
          ready to fill: out std logic;
20
          fill done:
                          out std logic;
21
           ready to empty: out std logic;
           start_empty: out std_logic;
23
                           out std logic);
           empty done:
24 end data buff;
25
26 architecture hier of data buff is
27
28 component asynchronFIFO is
29
    Generic ( W : natural := 3; -- RAM address Width in bits
                    D : natural := 8; -- RAM Depth in lines, equals to 2^W -
256 depth Maximum Frequency: 145.773MHz
31
                    B : natural := 8 -- Input/Output bus width
       );
33
      Port ( resetR : in STD LOGIC;
34
             resetW : in STD LOGIC;
35
             oclk : in STD LOGIC;
             iclk : in STD LOGIC;
36
37
             enEmpty : in STD LOGIC;
             enFill : in STD LOGIC;
38
39
             fifo empty : out STD LOGIC;
40
             fifo full : out STD LOGIC;
41
             FIFO OUT : out STD LOGIC VECTOR (B-1 downto 0);
             FIFO IN : in STD LOGIC VECTOR (B-1 downto 0));
43 end component asynchronFIFO;
44
45
46 signal isEmpty1, isEmpty2, isEmpty3: std_logic;
47 signal isFull1, isFull2, isFull3: std_logic;
48 signal raise ready to fill, raise ready to empty: std logic;
49 signal temp DOUT2, temp DOUT3: std logic vector(7 downto 0);
50
51 begin
52 FIF01: asynchronFIF0
           generic map (3, 8, 8)
54
           port map (resetR => reset, resetW => reset, oclk => OCLK, iclk =>
ICLK,
```

```
55
                         enEmpty => empty fifo, enFill => fill fifo,
                         fifo_empty => isEmpty1, fifo full => isFull1,
56
57
                         FIFO OUT => DOUT, FIFO IN => DIN);
58
59 FIFO2: asynchronFIFO
60
          generic map (3, 8, 8)
61
           port map (resetR => reset, resetW => reset, oclk => OCLK, iclk =>
ICLK,
62
                         enEmpty => empty fifo, enFill => fill fifo,
63
                         fifo empty => isEmpty2, fifo full => isFull2,
                         FIFO OUT => temp DOUT2, FIFO IN => DIN); -- change
DOUT later
65
66 FIFO3: asynchronFIFO
67
            generic map (3, 8, 8)
68
            port map (resetR => reset, resetW => reset, oclk => OCLK, iclk =>
ICLK,
69
                         enEmpty => empty fifo, enFill => fill fifo,
70
                         fifo empty => isEmpty3, fifo full => isFull3,
71
                         FIFO OUT => temp DOUT3, FIFO IN => DIN); -- change
DOUT later
72
73
74
7.5
76 full empty logic: process(isEmpty1, isEmpty2, isEmpty3, isFull1, isFull2,
isFull3)
77
       begin
78
79
            if isEmpty1 = '1' or isEmpty2 = '1' or isEmpty3 = '1' then
80
                raise ready to fill <= '1';
81
            else
82
               raise ready to fill <= '0';
83
            end if;
84
85
            if isFull1 = '1' or isFull2 = '1' or isFull3 = '1' then
86
                raise ready to empty <= '1';
87
            else
88
                raise ready to empty <= '0';
89
            end if;
90
91
       end process;
92
93
94 end architecture hier;
95
96
97
98 library ieee;
99 use ieee.std logic 1164.all;
100use IEEE.numeric std.all;
101use IEEE.std logic unsigned.all;
102
103
104entity asynchronFIFO is
      Generic ( W : natural := 3; -- RAM address Width in bits
```

```
D : natural := 8; -- RAM Depth in lines, equals to 2^W -
256 depth Maximum Frequency: 145.773MHz
107
                    B : natural := 8 -- Input/Output bus width
108
       );
109
      Port ( resetR : in STD LOGIC;
110
             resetW : in STD LOGIC;
111
             oclk : in STD LOGIC;
112
             iclk : in STD LOGIC;
113
             enEmpty : in STD LOGIC;
             enFill : in STD LOGIC;
114
115
             fifo empty : out STD LOGIC;
116
             fifo full : out STD LOGIC;
117
             FIFO OUT : out STD LOGIC VECTOR (B-1 downto 0);
118
             FIFO_IN : in STD_LOGIC_VECTOR (B-1 downto 0));
119end asynchronFIFO;
121architecture Behavioral of asynchronFIFO is
122
123
      signal
124
          full,
125
          empty
126
            : std logic;
127
     signal
128
         writePtr,
         syncReadPtrBin,
129
130
         readPtrGraySync0,
131
         readPtrGraySync1,
132
          writePtrGray,
133
          readPtrBin,
134
          readPtr,
135
          syncWritePtrBin,
136
          writePtrGraySync0,
137
          writePtrGraySync1,
138
          readPtrGray,
139
          writePtrBin
140
              : std logic vector(W-1 downto 0);
141
     type
142
          ramT
143
              is array (D-1 downto 0) of std logic vector(B-1 downto 0);
144
     signal
145
          ram
               : ramT;
146
147
148begin
149
      write side : process(iclk)
150
      begin
151
           if rising edge (iclk) then
152
               if resetW = '1' then
153
                  writePtr <= (others => '0'); --allows to change all bits
despite the size
154
                  writePtrGray <= (others => '0');
155
                   syncReadPtrBin <= (others => '0');
                  readPtrGraySync0 <= (others => '0');
156
157
                  readPtrGraySync1 <= (others => '0');
158
              else
159
                   -- write pointer handling
160
                   if enFill = '1' and not full = '1' then
```

```
161
                        writePtr <= writePtr + '1';</pre>
162
                    end if;
163
                    --write pointer to gray code conversion
164
                    writePtrGray <= writePtr xor ('0' & writePtr(W-1 downto</pre>
1));
165
                    --gray coded read pointer synchronisation
166
                    readPtrGravSvnc0 <= readPtrGrav;</pre>
167
                    readPtrGraySync1 <= readPtrGraySync0;</pre>
168
                    --register read pointer in order to be resetable
169
                    syncReadPtrBin <= readPtrBin;</pre>
170
                end if:
           end if;
171
172
      end process;
173
174
175
       --read pointer to binary conversion
176
       readPtrBin(W-1) <= readPtrGraySync1(W-1);</pre>
177
       gray2binW : for i in W-2 downto 0 generate
178
           readPtrBin(i) <= readPtrBin(i+1) xor readPtrGraySync1(i);</pre>
179
      end generate;
180
       --set full flag
181
      full <= '1' when writePtr + '1' = syncReadPtrBin else '0';
182
       fifo full <= full;
183
184
185
      read side : process(oclk)
186
       begin
187
           if rising edge (oclk) then
188
                if resetR = '1' then
                    readPtr <= (others => '0');
189
190
                    readPtrGray <= (others => '0');
191
                    syncWritePtrBin <= (others => '0');
192
                    writePtrGraySync0 <= (others => '0');
193
                    writePtrGraySync1 <= (others => '0');
194
                else
195
                    -- read pointer handling
196
                    if enEmpty = '1' and not empty = '1' then
197
                        readPtr <= readPtr + '1';</pre>
198
                    end if;
199
                    --read pointer to gray code conversion
                    readPtrGray <= readPtr xor ('0' & readPtr(W-1 downto 1));</pre>
                    --gray coded write pointer synchronisation
202
                   writePtrGraySync0 <= writePtrGray;</pre>
203
                    writePtrGraySync1 <= writePtrGraySync0;</pre>
                    --register write pointer in order to be resetable
204
205
                    syncWritePtrBin <= writePtrBin;</pre>
206
                end if;
207
           end if;
208
      end process;
209
       --write pointer to binary conversion
210
       writePtrBin(W-1) <= writePtrGraySync1(W-1);</pre>
211
      gray2binR : for i in W-2 downto 0 generate
212
           writePtrBin(i) <= writePtrBin(i+1) xor writePtrGraySync1(i);</pre>
213
      end generate;
214
       --set empty flag
215
       empty <= '1' when readPtr = syncWritePtrBin else '0';</pre>
216
       fifo empty <= empty;
```

```
217
218
     write in process : process(iclk)
219
      begin
220
           if rising_edge(iclk) then
221
               if enFill = '1' and not full = '1' then
222
                   ram(conv integer(writePtr)) <= FIFO IN;</pre>
223
224
        end if;
225
      end process;
226
227 read_out_process : process(oclk)
228
     begin
229
           if rising edge(oclk) then
230
               if enEmpty = '1' and not empty = '1' then
231
                   FIFO_OUT <= ram(conv_integer(readPtr));</pre>
232
               end if;
233
         end if;
234
      end process;
235
236
237end Behavioral;
```