
Queen's University Department of Electrical and Computer Engineering ELEC 271 Digital Systems (Fall 2019)

/ 50


Practice Quiz - Reflects Planned Changes in Format/Style


1. Implement $h(a,b,c) = \overline{a} \cdot b + c$ for FPGA technology with $\underline{2}$ -input LUTs. Show lookup tables <u>in detail</u>, including 0/1 multiplexer labels and table contents.




2. Write function h above as a VHDL signal assignment statement.


3. For the function $f(a,b,c,d) = \overline{(a+b)(c+d)}$, implement a <u>custom</u> CMOS circuit for this function in the space provided. Label your transistors T_1 , T_2 , etc., starting first with the NMOS transistors. In the table below, consider just the *two* valuations of high/low voltages. For each valuation, fill in the table with the *on/off* state of each transistor and the resulting output voltage.









 $g(a,b,c,d) = \Pi \left(\underline{M_5, M_7, M_9} \right)$





Prime implicants Essential? 2, 25 3. cd 4. ac 5. ad 6. 60 7. abd

product-of-sums form



non-essential #4 (ac) covers the two remaining minter

Least-cost expressions in: bd+ab+ad+abd+ac sum-of-products form (a+5+d). (a+5+c+d). (a+b+c+d


essenhal

5. Briefly state the purpose of FPGA pin assignment/configuration. reflects the specific physical connections between FPGAchip and external components on printed circuit board to match design to hardware


Briefly describe the origin of the chip planner view in FPGA CAD software.

early CAD software required human to indicate which logic elements and which voiting paths to use through graphical chip planner view Infler subsequent automation of these tasks, graphical view was retarted to enable humans to understand and possibly adjust software decisions]

7. Draw the <u>complete</u> circuit for a **positive**-edge-triggered <u>D flip-flop</u>.



8. For a positive-edge-trig. D flip-flop, complete the diagram, marking $t_{su} \& t_h$.



9. Write VHDL <u>process</u> code for a *positive*-edge-triggered D flip-flop with <u>load-enable</u>, active-low <u>asynch. clear</u>, & active-low <u>asynch. preset</u> inputs.

the-dif: process (clk, resder, presd-n)

begin

if (reset-n = '0') then

$$q < = '0';$$

elsif (presd-n = '0') then

 $q < = 'l';$

elsif (clk emit and clk='l') then

if (le='l') then

 $q < = d;$

end if;

end if;