

# HT32F50220/HT32F50230 Datasheet

32-Bit Arm® Cortex®-M0+ Microcontroller, up to 32 KB Flash and 4 KB SRAM with 1 MSPS ADC, DIV, UART, SPI, I<sup>2</sup>C, GPTM, PWM, BFTM, WDT, RTC

Revision: V1.10 Date: September 25, 2018

www.holtek.com



# **Table of Contents**

1	General Description6
2	Features7
	Core
	On-chip Memory7
	Flash Memory Controller – FMC
	Hardware Divider – DIV8
	Reset Control Unit – RSTCU8
	Clock Control Unit – CKCU8
	Power Management – PWRCU8
	External Interrupt/Event Controller – EXTI
	Analog to Digital Converter – ADC9
	I/O Ports – GPIO9
	PWM Generation and Capture Timers – GPTM
	Pulse Width Modulation – PWM
	Basic Function Timer – BFTM
	Watchdog Timer – WDT11
	Real Time Clock – RTC
	Inter-integrated Circuit – I <sup>2</sup> C
	Serial Peripheral Interface – SPI
	Universal Asynchronous Receiver Transmitter – UART
	Debug Support
	Package and Operation Temperature
3	Overview
	Device Information
	Block Diagram
	Memory Map
	Clock Structure
4	Pin Assignment18
5	Electrical Characteristics
	Absolute Maximum Ratings
	Recommended DC Operating Conditions
	On-Chip LDO Voltage Regulator Characteristics
	Power Consumption
	Reset and Supply Monitor Characteristics
	External Clock Characteristics



Internal Clock Characteristics	31
Memory Characteristics	32
I/O Port Characteristics	32
ADC Characteristics	34
GPTM/PWM Characteristics	35
I <sup>2</sup> C Characteristics	36
SPI Characteristics	37
6 Package Information	39
24-pin SSOP (150mil) Outline Dimensions	
28-pin SSOP (150mil) Outline Dimensions	41
28-pin SOP (300mil) Outline Dimensions	
SAW Type 24-pin QFN (3mm×3mm×0.55mm) Outline Dimensions	43
SAW Type 33-pin QFN (4mm×4mm) Outline Dimensions	44
71 / / / / / / / / / / / / / / / / / / /	
44-pin LQFP (10mm×10mm) (FP2.0mm) Outline Dimensions	45



# **List of Tables**

Table 1. Features and Peripheral List	
Table 2. Register Map	16
Table 3. Pin Assignment	25
Table 4. Pin Description	26
Table 5. Absolute Maximum Ratings	28
Table 6. Recommended DC Operating Conditions	28
Table 7. LDO Characteristics	28
Table 8. Power Consumption Characteristics	29
Table 9. V <sub>DD</sub> Power Reset Characteristics	30
Table 10. LVD/BOD Characteristics	30
Table 11. High Speed External Clock (HSE) Characteristics	31
Table 12. High Speed Internal Clock (HSI) Characteristics	31
Table 13. Low Speed Internal Clock (LSI) Characteristics	32
Table 14. Flash Memory Characteristics	32
Table 15. I/O Port Characteristics	32
Table 16. ADC Characteristics	34
Table 17. GPTM/PWM Characteristics	35
Table 18. I <sup>2</sup> C Characteristics	36
Table 19. SPI Characteristics	37



# **List of Figures**

Figure 1. Block Diagram	14
Figure 2. Memory Map	15
Figure 3. Clock Structure	17
Figure 4. 24-pin SSOP Pin Assignment	
Figure 5. 28-pin SSOP Pin Assignment	19
Figure 6. 28-pin SOP Pin Assignment	20
Figure 7. 24-pin QFN Pin Assignment	21
Figure 8. 33-pin QFN Pin Assignment	22
Figure 9. 44-pin LQFP Pin Assignment	23
Figure 10. 48-pin LQFP Pin Assignment	24
Figure 11. ADC Sampling Network Model	35
Figure 12. I <sup>2</sup> C Timing Diagrams	
Figure 13. SPI Timing Diagrams – SPI Master Mode	38
Figure 14. SPI Timing Diagrams – SPI Slave Mode with CPHA=1	38



# 1

# **General Description**

The Holtek HT32F50220/HT32F50230 devices are high performance, low power consumption 32-bit microcontrollers based around an Arm<sup>®</sup> Cortex<sup>®</sup>-M0+ processor core. The Cortex<sup>®</sup>-M0+ is a next-generation processor core which is tightly coupled with Nested Vectored Interrupt Controller (NVIC), SysTick timer, and including advanced debug support.

The devices operate at a frequency of up to 20 MHz with a Flash accelerator to obtain maximum efficiency. It provides up to 32 KB of embedded Flash memory for code/data storage and 4 KB of embedded SRAM memory for system operation and application program usage. A variety of peripherals, such as Hardware Divider DIV, ADC, I<sup>2</sup>C, UART, SPI, GPTM, PWM, BFTM, RTC, WDT, SW-DP (Serial Wire Debug Port), etc., are also implemented in the device. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The above features ensure that the devices are suitable for use in a wide range of applications, especially in areas such as white goods application controllers, power monitors, alarm systems, consumer products, handheld equipment, data logging applications, motor controllers and so on.





# **2** Features

### Core

- 32-bit Arm® Cortex®-M0+ processor core
- Up to 20 MHz operating frequency
- Single-cycle multiplication
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M0+ processor is a very low gate count, highly energy efficient processor that is intended for microcontroller and deeply embedded applications that require an area optimized, low-power processor. The processor is based on the ARMv6-M architecture and supports Thumb® instruction sets, single-cycle I/O port, hardware multiplier and low latency interrupt respond time.

### **On-chip Memory**

- Up to 32 KB on-chip Flash memory for instruction/data and options storage
- 4 KB on-chip SRAM
- Supports multiple boot modes

The Arm® Cortex®-M0+ processor accesses and debug accesses share the single external interface to external AHB peripherals. The processor accesses take priority over debug accesses. The maximum address range of the Cortex®-M0+ is 4 GB since it has a 32-bit bus address width. Additionally, a pre-defined memory map is provided by the Cortex®-M0+ processor to reduce the software complexity of repeated implementation by different device vendors. However, some regions are used by the Arm® Cortex®-M0+ system peripherals. Refer to the Arm® Cortex®-M0+ Technical Reference Manual for more information. Figure 2 in the Overview chapter shows the memory map of the HT32F50220/HT32F50230 series of devices, including code, SRAM, peripheral and other pre-defined regions.

### Flash Memory Controller - FMC

- 32-bit word programming with In System Programming Interface (ISP) and In Application Programming (IAP)
- Flash protection capability to prevent illegal access

The Flash Memory Controller, FMC, provides all the necessary functions for the embedded onchip Flash Memory. The word program/page erase functions are also provided.



### Hardware Divider - DIV

- Signed/unsigned 32-bit divider
- Operation in 8 clock cycles, Load in 1 clock cycle
- Divide by zero error Flag

The divider is the truncated division and need a software triggered start signal by using the control register "START" bit, after 8 clock cycles, the divider calculate complete flag will be set to 1, and if divisor register data is zero, the divide zero error flag will be set to 1.

### Reset Control Unit - RSTCU

- Supply supervisor:
- Power on Reset / Power down Reset POR / PDR
- Brown-out Detector BOD
- Programmable Low Voltage Detector LVD

The Reset Control Unit, RSTCU, has three kinds of reset, a power on reset, a system reset and an APB unit reset. The power on reset, known as a cold reset, resets the full system during power up. A system reset resets the processor core and peripheral IP components with the exception of the SW-DP controller. The resets can be triggered by an external signal, internal events and the reset generators.

### Clock Control Unit – CKCU

- External 4 to 20 MHz crystal oscillator
- External 32.768 kHz crystal oscillator
- Internal 20 MHz RC oscillator trimmed to ±2 % accuracy at 25 °C operating temperature
- Internal 32 kHz RC oscillator
- Independent clock divider and gating bits for peripheral clock sources

The Clock Control Unit, CKCU, provides a range of oscillator and clock functions. These include a High Speed Internal RC oscillator (HSI), a High Speed External crystal oscillator (HSE), a Low Speed Internal RC oscillator (LSI), a Low Speed External crystal oscillator (LSE), an HSE clock monitor, clock prescalers, clock multiplexers, APB clock divider and gating circuitry. The AHB, APB and Cortex®-M0+ clocks are derived from the system clock (CK\_SYS) which can come from the HSI, HSE, LSI or LSE. The Watchdog Timer and Real Time Clock (RTC) use either the LSI or LSE as their clock source.

## Power Management – PWRCU

- Flexible power supply:  $V_{DD}$  power supply (2.5 V ~ 5.5 V),  $V_{DDIO}$  for I/O (1.8 V ~ 5.5 V)
- Integrated 1.5 V LDO regulator for CPU core, peripherals and memories power supply
- Three power domains:  $V_{DD}$ ,  $V_{DDIO}$  and 1.5 V.
- Three power saving modes: Sleep, Deep-Sleep1, Deep-Sleep2

Power consumption can be regarded as one of the most important issues for many embedded system applications. Accordingly the Power Control Unit, PWRCU, in these devices provides many



types of power saving modes such as Sleep, Deep-Sleep1 and Deep-Sleep2 mode. These operating modes reduce the power consumption and allow the application to achieve the best trade-off between the conflicting demands of CPU operating time, speed and power consumption.

### **External Interrupt/Event Controller – EXTI**

- Up to 16 EXTI lines with configurable trigger source and type
- All GPIO pins can be selected as EXTI trigger source
- Source trigger type includes high level, low level, negative edge, positive edge, or both edge
- Individual interrupt enable, wakeup enable and status bits for each EXTI line
- Software interrupt trigger mode for each EXTI line
- Integrated deglitch filter for short pulse blocking

The External Interrupt/Event Controller, EXTI, comprises 16 edge detectors which can generate a wake-up event or interrupt requests independently. Each EXTI line can also be masked independently.

### Analog to Digital Converter - ADC

- 12-bit SAR ADC engine
- Up to 1 Msps conversion rate
- Up to 12 external analog input channels

A 12-bit multi-channel ADC is integrated in the device. There are multiplexed channels, which include 12 external analog signal channels and 2 internal channels which can be measured. If the input voltage is required to remain within a specific threshold window, an Analog Watchdog function will monitor and detect these signals. An interrupt will then be generated to inform the device that the input voltage is not within the preset threshold levels. There are three conversion modes to convert an analog signal to digital data. The ADC can be operated in one shot, continuous and discontinuous conversion modes.

### I/O Ports - GPIO

- Up to 40 GPIOs
- Port A, B, C are mapped as 16 external interrupts EXTI
- Almost all I/O pins have a configurable output driving current

There are up to 40 General Purpose I/O pins, GPIO, named from PA0  $\sim$  PA15, PB0  $\sim$  PB15 and PC0  $\sim$  PC7 for the implementation of logic input/output functions. Each of the GPIO ports has a series of related control and configuration registers to maximize flexibility and to meet the requirements of a wide range of applications.

The GPIO ports are pin-shared with other alternative functions to obtain maximum functional flexibility on the package pins. The GPIO pins can be used as alternative functional pins by configuring the corresponding registers regardless of the input or output pins. The external interrupts on the GPIO pins of the device have related control and configuration registers in the External Interrupt Control Unit, EXTI.



### **PWM Generation and Capture Timers – GPTM**

- One 16-bit up, down, up/down auto-reload counter
- Up to 4 independent channels for each timer
- 16-bit programmable prescaler allowing dividing the counter clock frequency by any factor between 1 and 65536
- Input Capture function
- Compare Match Output
- PWM waveform generation with Edge-aligned and Center-aligned Counting Modes
- Single Pulse Mode Output
- Encoder interface controller with two inputs using quadrature decoder

The General Purpose Timer consists of one 16-bit up/down-counter, four 16-bit Capture/Compare Registers (CCRs), one 16-bit Counter Reload Register (CRR) and several control/status registers. They can be used for a variety of purposes including general time measurement, input signal pulse width measurement, output waveform generation such as single pulse generation or PWM output generation. The GPTM supports an Encoder Interface using a decoder with two inputs.

### Pulse Width Modulation – PWM

- One 16-bit up, down, up/down auto-reload counter
- Up to 4 independent channels for each timer
- 16-bit programmable prescaler allowing counter clock frequency division by any factor between 1 and 65536
- Compare Match Output
- PWM waveform generation with Edge-aligned and Center-aligned Counting Modes
- Single Pulse Mode Output

The Pulse Width Modulator consists of one 16-bit up/down-counter, four 16-bit Compare Registers (CRs), one 16-bit Counter-Reload Register (CRR) and several control/status registers. It can be used for a variety of purposes including general timer and output waveform generation such as single pulse generation or PWM output.

### **Basic Function Timer - BFTM**

- One 32-bit compare/match count-up counter no I/O control features
- One shot mode counting stops after a match condition
- Repetitive mode restart counter after a match condition

The Basic Function Timer is a simple count-up 32-bit counter designed to measure time intervals and generate a one shot or repetitive interrupts. The BFTM operates in two functional modes, repetitive or one shot mode. In the repetitive mode the BFTM restarts the counter when a compare match event occurs. The BFTM also supports a one shot mode which forces the counter to stop counting when a compare match event occurs.



### Watchdog Timer - WDT

- 12-bit down counter with 3-bit prescaler
- Reset event for the system
- Programmable watchdog timer window function
- Register write protection function

The Watchdog Timer is a hardware timing circuit that can be used to detect system failures due to software malfunctions. It includes a 12-bit count-down counter, a prescaler, a WDT delta value register, WDT operation control circuitry and a WDT protection mechanism. If the software does not reload the counter value before a Watchdog Timer underflow occurs, a reset will be generated when the counter underflows. In addition, a reset is also generated if the software reloads the counter when the counter value is greater than the WDT delta value. This means the counter must be reloaded within a limited timing window using a specific method. The Watchdog Timer counter can be stopped while the processor is in the debug mode. There is a register write protect function which can be enabled to prevent it from changing the Watchdog Timer configuration unexpectedly.

### Real Time Clock - RTC

- 24-bit up-counter with a programmable prescaler
- Alarm function
- Interrupt and Wake-up event

The Real Time Clock, RTC, includes an APB interface, a 24-bit count-up counter, a control register, a prescaler, a compare register and a status register. The RTC circuits are located in the  $V_{DD15}$  power domain. The RTC counter is used as a wakeup timer to generate a system resume or interrupt signal from the MCU power saving mode.

## Inter-integrated Circuit - I<sup>2</sup>C

- Supports both master and slave modes with a frequency of up to 1 MHz
- Provides an arbitration function and clock synchronization
- Supports 7-bit and 10-bit addressing modes and general call addressing
- Supports slave multi-addressing mode with maskable address

The I<sup>2</sup>C is an internal circuit allowing communication with an external I<sup>2</sup>C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line, SDA, and a serial clock line, SCL. The I<sup>2</sup>C module provides three data transfer rates: (1). 100 kHz in the Standard mode, (2). 400 kHz in the Fast mode and (3). 1 MHz in the Fast plus mode. The SCL period generation register is used to setup different kinds of duty cycle implementations for the SCL pulse.

The SDA line which is connected directly to the  $I^2C$  bus is a bi-directional data line between the master and slave devices and is used for data transmission and reception. The  $I^2C$  also has an arbitration detect function and clock synchronization to prevent situations where more than one master attempts to transmit data to the  $I^2C$  bus at the same time.



### Serial Peripheral Interface - SPI

- Supports both master and slave mode
- Frequency of up to  $(f_{PCLK}/2)$  MHz for the master mode and  $(f_{PCLK}/3)$  MHz for the slave mode
- FIFO Depth: 8 levels
- Multi-master and multi-slave operation

The Serial Peripheral Interface, SPI, provides a SPI protocol data transmit and receive function in both master and slave mode. The SPI interface uses 4 pins, which are the serial data input and output lines MISO and MOSI, the clock line, SCK, and the slave select line, SEL. One SPI device acts as a master device which controls the data flow using the SEL and SCK signals to indicate the start of data communication and the data sampling rate. To receive a data byte, the streamed data bits are latched on a specific clock edge and stored in the data register or in the RX FIFO. Data transmission is carried out in a similar way but in a reverse sequence. The mode fault detection provides a capability for multi-master applications.

### **Universal Asynchronous Receiver Transmitter – UART**

- Asynchronous serial communication operating baud-rate clock frequency up to (f<sub>PCLK</sub>/16) MHz
- Full duplex communication
- Fully programmable serial communication characteristics including:
  - Word length: 7, 8 or 9-bit character
  - Parity: Even, odd or no-parity bit generation and detection
  - Stop bit: 1 or 2 stop bit generation
  - Bit order: LSB-first or MSB-first transfer
- Error detection: Parity, overrun and frame error

The Universal Asynchronous Receiver Transceiver, UART, provides a flexible full duplex data exchange using asynchronous transfer. The UART is used to translate data between parallel and serial interfaces, and is commonly used for RS232 standard communication. The UART peripheral function supports Line Status Interrupt. The software can detect a UART error status by reading the Line Status Register, LSR. The status includes the type and the condition of transfer operations as well as several error conditions resulting from Parity, Overrun, Framing and Break events.

## **Debug Support**

- Serial Wire Debug Port SW-DP
- 4 comparators for hardware breakpoint or code / literal patch
- 2 comparators for hardware watchpoints

## **Package and Operation Temperature**

- 24/28-pin SSOP, 28-pin SOP, 24/33-pin QFN and 44/48-pin LQFP packages
- Operation temperature range: -40 °C to +85 °C



# **3** Overview


### **Device Information**

Table 1. Features and Peripheral List

Peripher	rals	HT32F50220	HT32F50230					
Main Flash (KB)		16	31					
Option Bytes Flash	(KB)	1	1					
SRAM (KB)		4	4					
	GPTM	1						
	PWM	2						
Timers	BFTM	1						
	WDT	1						
	RTC	1						
	SPI	2						
Communication	UART	2						
	I <sup>2</sup> C	1						
Hardware Divider		1						
EXTI		16						
12-bit ADC		1						
Number of channel	s	12 Channels						
GPIO		Up to 40						
CPU frequency		Up to 20 MHz						
Operating voltage		2.5 V ~ 5.5 V						
Operating temperat	ture	-40 °C ~ +85 °C						
Package		24/28-pin SSOP, 28-pin SOP, 24/33-pin QFN and 44/48-pin LQFP						



### **Block Diagram**



Power supply:
Bus:
Control signal:
Alternate function:

Figure 1. Block Diagram



### **Memory Map**




Figure 2. Memory Map



Table 2. Register Map

Start Address	End Address	Peripheral	Bus
0x4000_0000	0x4000_0FFF	Reserved	
0x4000_1000	0x4000_1FFF	UART0	
0x4000_2000	0x4000_3FFF	Reserved	
0x4000_4000	0x4000_4FFF	SPI0	
0x4000_5000	0x4000_FFFF	Reserved	
0x4001_0000	0x4001_0FFF	ADC	
0x4001_1000	0x4002_1FFF	Reserved	
0x4002_2000	0x4002_2FFF	AFIO	
0x4002_3000	0x4002_3FFF	Reserved	
0x4002_4000	0x4002_4FFF	EXTI	
0x4002_5000	0x4003_0FFF	Reserved	
0x4003_1000	0x4003_1FFF	PWM0	
0x4003_2000	0x4004_0FFF	Reserved	
0x4004_1000	0x4004_1FFF	UART1	
0x4004_2000	0x4004_3FFF	Reserved	APB
0x4004_4000	0x4004_4FFF	SPI1	
0x4004_5000	0x4004_7FFF	Reserved	
0x4004_8000	0x4004_8FFF	I <sup>2</sup> C	
0x4004_9000	0x4006_7FFF	Reserved	
0x4006_8000	0x4006_8FFF	WDT	
0x4006_9000	0x4006_9FFF	Reserved	
0x4006_A000	0x4006_AFFF	RTC & PWRCU	
0x4006_B000	0x4006_DFFF	Reserved	
0x4006_E000	0x4006_EFFF	GPTM	
0x4006_F000	0x4007_0FFF	Reserved	
0x4007_1000	0x4007_1FFF	PWM1	
0x4007_2000	0x4007_5FFF	Reserved	
0x4007_6000	0x4007_6FFF	BFTM	
0x4007_7000	0x4007_FFFF	Reserved	
0x4008_0000	0x4008_1FFF	FMC	
0x4008_2000	0x4008_7FFF	Reserved	
0x4008_8000	0x4008_9FFF	CKCU/RSTCU	
0x4008_A000	0x400A_FFFF	Reserved	
0x400B_0000	0x400B_1FFF	GPIOA	∧ ⊔ D
0x400B_2000	0x400B_3FFF	GPIOB	AHB
0x400B_4000	0x400B_5FFF	GPIOC	
0x400B_6000	0x400C_9FFF	Reserved	
0x400C_A000	0x400C_BFFF	DIV	
0x400C_C000	0x400F_FFFF	Reserved	



### **Clock Structure**




Figure 3. Clock Structure



# 4

# **Pin Assignment**

#### HT32F50220/HT32F50230 24 SSOP-A AF1 AF0 AF0 0 (Default) (Default) VDD 24 PB4 PB7 VDD VDD VDD Digital Power Pad PB3 2 VDD VDD 23 PB8 VDDA 3 VDD PB2 Analog Power Pad VDD VDD 21 PB1 4 PA0 P15 1.5 V Power Pad PA1 5 VDD VDD 20 PB0 SWDIO PA2 6 VDD VDD 19 PA13 VDD VDD Digital & Analog I/O Pad SWCLK PA12 VDD VDD 18 8 VDD VDD VDD Digital I/O Pad VDD PA9 BOOT PA4 VDD 16 XTALOUT PB14 PA5 9 VDD VDD VDD Domain Pad CLDO 10 P15 VDD XTALIN PB13 VDD 11 VDE VDD 14 RTCOUT PB12 nRST 12

Figure 4. 24-pin SSOP Pin Assignment



#### HT32F50220/HT32F50230 28 SSOP-A AF0 AF0 AF1 (Default) 0 (Default) PB7 1 VDD VDD 28 2 VDD Digital Power Pad VDD VDD 27 PB8 PB3 3 VDDA VDD 26 PB2 Analog Power Pad PA0 VDD VDD 25 PB1 PA1 5 VDD P15 VDD PB0 1.5 V Power Pad 24 PA2 VDD 23 PA15 6 VDD VDD VDD Digital & Analog I/O Pad PA3 VDD VDD 22 PA14 VDD PA4 8 VDD VDD Digital I/O Pad VDD 21 SWDIO PA13 PA5 9 VDD 20 SWCLK PA12 VDD VDD VDD Domain Pad 10 PA6 VDD VDD PA9\_BOOT PA7 11 VDD VDD 18 XTALOUT PB14 CLDO 12 P15 VDD 17 XTALIN PB13 RTCOUT PB12 VDD 13 VDD 16 VSS 14 15 nRST VDD

Figure 5. 28-pin SSOP Pin Assignment



#### HT32F50220/HT32F50230 28 SOP-A AF0 AF0 AF1 (Default) 0 (Default) 1 VDD VDD 28 PB2 VDD Digital Power Pad PB8 2 VDD 27 VDDIO VDDA 3 26 VDDIO Power Pad VDD IO PA0 4 VDD 25 PB0 VDD IO PA1 5 VDD 24 PA15 Analog Power Pad VDD IO PA2 6 VDD 23 PA14 1.5 V Power Pad VDD IO PA3 7 VDD SWDIO PA13 VDD IO PA4 8 VDD VDD VDD Digital & Analog I/O Pad SWCLK PA12 VDD IO PA5 9 VDD 20 PA11 VDD VDD Digital I/O Pad VDD IO PA6 10 VDD 19 PA10 VDD IO VDD IO PA7 11 VDD VDDIO Digital I/O Pad 18 PA9\_BOOT CLDO 12 VDD 17 XTALOUT PB14 P15 VDD Domain Pad VDD VDD 13 PVDI VDD 16 XTALIN PB13 VSS 15 nRST 14 VDD

Figure 6. 28-pin SOP Pin Assignment






Figure 7. 24-pin QFN Pin Assignment






Figure 8. 33-pin QFN Pin Assignment



						НТ3		20/H1 LQFF	Г32F5 Р-А	0230							
			VSSA	VDDA	PB8	PB7	PC3	PC2	PC1	PB5	PB4	PB3	PB2		AF0 (Default)		
AF0 (Default)		<u> </u>	44	43	42	41	40	39	38	37	36	35	34			AF0 (Default)	AF1
		)	AP	AP	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD				
PA0	1	VDD			PVDD	VDD	Power	Pad						PVDD	33	VSS_2	
PA1	2	VDD												PIO	32	VDDIO	
PA2	3	VDD			PIO	VDD	IO Pov	ver Pac	t					VDD IO	31	PB1	
PA3	4	VDD			AP	Anal	og Pow	er Pac	i					VDD IO	30	PB0	
PA4	5	VDD			P15	   1.5 \	/ Powe	r Pad						VDD IO	29	PA15	
PA5	6	VDD												VDD IO	28	PA14	
PA6	7	VDD			VDD	VDD	Digital	& Ana	llog I/O	Pad				VDD IO	27	SWDIO	PA13
PA7	8	VDD			VDD	VDD	Digital	I/O Pa	ad					VDD IO	26	PA12	
PC4	9	VDD	VDDI VDDIO Digital I/O Pad						25	PA11							
PC5	10	VDD			10									VDD IO	24	PA10	
PC6	11	VDD			VDD	VDD	Doma	in Pad						VDD IO	23	PA9_BOOT	
			P15	PVDD	PVDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD				
			12	13	14	15	16	17	18	19	20	21	22				
			CLDO	VDD	VSS_1	nRST	PB9	X32KIN	Х32КОПТ	RTCOUT	XTALIN	XTALOUT	PB15		(1)	AF0	
								PB10	PB11	PB12	PB13	PB14	_			AF1	

Figure 9. 44-pin LQFP Pin Assignment



						Н			/HT32 QFP-A		30							
											PB2		AF0 (Default)					
AF0 (Default)		_	48	47	46	45	44	43	42	41	40	39	38	37			AF0 (Default)	AF1
, ,	'	O	AP	AP	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD			, ,	
PA0	1	VDD			D) (D.D.	/DF									PVDD	36	VSS_2	
PA1	2	VDD			PVDD	VDL	) Powe	er Pad							PIO	35	VDDIO	
PA2	3	VDD			PIO	VDE	OIO Po	wer Pa	d						VDD IO	34	PB1	
PA3	4	VDD			AP	Ana	log Po	wer Pa	d						VDD IO	33	PB0	
PA4	5	VDD				,	.09 . 0								VDD IO	32	PA15	
PA5	6	VDD			P15	1.5	V Powe	er Pad							VDD IO	31	PA14	
PA6	7	VDD			VDD	VDE	) Digita	ıl & An	alog I/C	) Pad					VDD IO	30	SWDIO	PA13
PA7	8	VDD													VDD IO	29	SWCLK	PA12
PC4	9	VDD			VDD	VDE	) Digita	II I/O P	ad						VDD IO	28	PA11	
PC5	10	VDD			VDD IO	VDE	OIO Dig	jital I/O	Pad						VDD IO	27	PA10	
PC6	11	VDD													VDD IO	26	PA9_BOOT	
PC7	12	VDD			VDD	VDE	) Doma	ain Pad							VDD IO	25	PA8	
			P15	PVDD	PVDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD IO				
			13	13 14 15 16 17 18 19 20 21 22 23														
			CLDO	VDD	VSS_1	nRST	PB9	X32KIN	х32КОПТ	RTCOUT	XTALIN	XTALOUT	PB15	PC0		AF0 (Default)		
								PB10	PB11	PB12	PB13	PB14				AF1		

Figure 10. 48-pin LQFP Pin Assignment



**Table 3. Pin Assignment** 

			Dookses										Alterna	ite Func	tion M	apping	I					
		١	Package	es			AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
48 QFP	44 LQFP	33 QFN	28 SOP	28 SSOP	24 SSOP	24 QFN	System Default	GPIO	ADC	N/A	GPTM	SPI	UART	I2C	N/A	N/A	N/A	N/A	N/A	PWM	N/A	Systen
1	1	1	4	4	4	1	PA0		ADC_ IN2		GT_ CH0	SPI1_ SCK		I2C_ SCL								
2	2	2	5	5	5	2	PA1		ADC_ IN3		GT_ CH1	SPI1_ MOSI		I2C_ SDA								
3	3	3	6	6	6	3	PA2		ADC_		GT	SPI1	UR0_	SDA								
4	4	4	7	7	7	4	PA3		IN4 ADC_		CH2 GT_	MISO SPI1_	TX UR0_									
5	5	5	8	8	8	5	PA4		IN5 ADC_		CH3 GT_	SEL SPI0_	RX UR1_	I2C_								
									IN6 ADC_		CH0 GT_	SCK SPI0_	TX UR1_	SCL I2C								
6	6	6	9	9	9	6	PA5		IN7 ADC_		CH1 GT_	MOSĪ SPI0_	RX <sup>-</sup>	I2C_ SDA								
7	7	7	10	10			PA6		IN8		CH2	MISO										
8	8	8	11	11			PA7		ADC_ IN9		GT_ CH3	SPI0_ SEL										
9	9						PC4		ADC_ IN10				UR1_ TX							PWM1_ CH0		
10	10						PC5		ADC_ IN11				UR1_ RX							PWM1_ CH1		
11	11						PC6				GT_ CH0		UR0_ TX	I2C_ SCL								
12							PC7				GT_ CH1		UR0_ RX	I2C_ SDA								
13	12	9	12	12	10	7	CLDO															
14	13	10	13	13	11	8	VDD															
15 16	14 15	11 12	14 15	14 15	12 13	9 10	VSS_1 nRST															
17	16	12	10	10	10	10	PB9				GT_ CH3									PWM1_ CH2		WAKEU
18	17	13					X32KIN	PB10			GT_	SPI1_	UR1_							PWM1_		
19	18	14					X32KOUT	PB11			CH0 GT_	SEL SPI1_	TX UR1_							CH3 PWM0_		
20	19	15		16	14	11	RTCOUT	PB12			CH1	SCK SPI0_	RX UR0_							CH3 PWM0_		WAKEU
21	20	16	16	17	15	12	XTALIN	PB13				MISO	RX UR0_	12C_						CH0		
													TX UR0_	SCL I2C_								
22	21	17	17	18	16	13	XTALOUT	PB14			GT_	SPI0_	RX	SDA I2C_						PWM0_		
23	22						PB15				CH0	SEL		SCL						CH1		
24							PC0				GT_ CH1	SPI0_ SCK		I2C_ SDA						PWM0_ CH2		
25							PA8						UR1_ TX							PWM1_ CH3		
26	23	18	18	19	17	14	PA9_ BOOT					SPI0_ MOSI								PWM1_ CH0		CKOU
27	24		19				PA10				GT_ CH2	SPI0_ MOSI	UR1_ RX							PWM0_ CH1		
28	25		20				PA11				GT_ CH3	SPI0_ MISO								PWM0_ CH2		
29	26	19	21	20	18	15	SWCLK	PA12														
30	27	20	22	21	19	16	SWDIO	PA13				0014		100						D14#40		
31	28	21	23	22			PA14				GT_ CH0	SPI1_ SEL	UR1_ TX	I2C_ SCL						PWM0_ CH0		
32	29	22	24	23			PA15				GT_ CH0	SPI1_ SCK	UR1_ RX	I2C_ SDA						PWM1_ CH2		
33	30	23	25	24	20	17	PB0				GT_ CH1	SPI1_ MOSI	UR0_ TX	I2C_ SCL						PWM0_ CH1		
34	31	24	26	25	21	18	PB1				GT_ CH1	SPI1_ MISO	UR0_ RX	I2C_ SDA						PWM1_ CH1		
35	32		27				VDDIO															
36	33	33				21	VSS_2															
37	34	25	28	26	22	19	PB2				GT_ CH2	SPI0_ SEL	UR1_ TX							PWM0_ CH2		CKIN
38	35	26		27	23	20	PB3				GT_ CH2	SPI0_ SCK	UR1_ RX							PWM1_ CH2		



			) a a lea a a	_			Alternate Function Mapping															
		r	ackage	:5			AF0	AF0 AF1 AF2 AF3 AF4 AF5							AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
48 LQFP	44 LQFP	33 QFN	28 SOP	28 SSOP	24 SSOP	24 QFN	System Default	GPIO	ADC	N/A	GPTM	SPI	UART	I2C	N/A	N/A	N/A	N/A	N/A	PWM	N/A	System Other
39	36	27		28	24		PB4					SPI0_ MOSI	UR1_ TX							PWM0_ CH3		
40	37	28					PB5				GT_ CH2	SPI0_ MISO	UR1_ RX									
41	38						PC1				GT_ CH0	SPI1_ SEL	UR1_ TX							PWM0_ CH0		
42	39						PC2				GT_ CH1	SPI1_ SCK								PWM1_ CH0		
43	40						PC3					SPI1_ MOSI	UR1_ RX							PWM1_ CH1		
44							PB6				GT_ CH3	SPI1_ MISO	UR0_ TX									
45	41	29	1	1	1	22	PB7		ADC_ IN0		GT_ CH3	SPI0_ MISO	UR0_ TX	I2C_ SCL						PWM0_ CH3		
46	42	30	2	2	2	23	PB8		ADC_ IN1		GT_ CH3	SPI0_ SEL	UR0_ RX	I2C_ SDA						PWM1_ CH3		
47	43	31	3	3	3	24	VDDA															
48	44	32					VSSA															

Note: 1. For the 24QFN package, the EP VSS is internally connected to the pin number 21. The EP is meant the exposed pad of the QFN package.

2. The pin number 33 of the QFN33 is located at the exposed pad of the QFN package.

**Table 4. Pin Description** 

	Pin Num	n Numb	er				_ (4)	I/O	Output	Description	
48 LQFP	44 LQFP	33 QFN	28 SOP	28 SSOP	24 SSOP	24 QFN	Pin Name	Type <sup>(1)</sup>	Structure <sup>(2)</sup>	Driving	Default function (AF0)
1	1	1	4	4	4	1	PA0	AI/O	5V	4/8/12/16 mA	PA0
2	2	2	5	5	5	2	PA1	AI/O	5V	4/8/12/16 mA	PA1
3	3	3	6	6	6	3	PA2	AI/O	5V	4/8/12/16 mA	PA2
4	4	4	7	7	7	4	PA3	AI/O	5V	4/8/12/16 mA	PA3
5	5	5	8	8	8	5	PA4	AI/O	5V	4/8/12/16 mA	PA4
6	6	6	9	9	9	6	PA5	AI/O	5V	4/8/12/16 mA	PA5
7	7	7	10	10			PA6	AI/O	5V	4/8/12/16 mA	PA6
8	8	8	11	11			PA7	AI/O	5V	4/8/12/16 mA	PA7
9	9						PC4	AI/O	5V	4/8/12/16 mA	PC4
10	10						PC5	AI/O	5V	4/8/12/16 mA	PC5
11	11						PC6	I/O	5V	4/8/12/16 mA	PC6
12							PC7	I/O	5V	4/8/12/16 mA	PC7
13	12	9	12	12	10	7	CLDO	Р	_	_	Core power LDO 1.5 V output It is recommended to connect a 2.2 µF capacitor as close as possible between this pin and VSS_1.
14	13	10	13	13	11	8	VDD	Р	_	_	Voltage for digital I/O
15	14	11	14	14	12	9	VSS_1	Р	_	_	Ground reference for digital I/O
16	15	12	15	15	13	10	nRST <sup>(3)</sup>	I	5V_PU	_	External reset pin
17	16						PB9 <sup>(3)</sup>	I/O (VDD)	5V	4/8/12/16 mA	PB9
18	17	13					PB10 <sup>(3)</sup>	AI/O (VDD)	5V	4/8/12/16 mA	X32KIN
19	18	14					PB11 <sup>(3)</sup>	AI/O (VDD)	5V	4/8/12/16 mA	X32KOUT
20	19	15		16	14	11	PB12 <sup>(3)</sup>	I/O (VDD)	5V	4/8/12/16 mA	RTCOUT
21	20	16	16	17	15	12	PB13	AI/O	5V	4/8/12/16 mA	XTALIN
22	21	17	17	18	16	13	PB14	AI/O	5V	4/8/12/16 mA	XTALOUT



	Pin Number						- 40	I/O	Outnut	Description		
48 LQFP	44 LQFP	33 QFN	28 SOP	28 SSOP	24 SSOP	24 QFN	Pin Name	Type <sup>(1)</sup>	Structure <sup>(2)</sup>	Output Driving	Default function (AF0)	
23	22						PB15	I/O	5V	4/8/12/16 mA	PB15	
24							PC0	I/O (VDDIO)	5V	4/8/12/16 mA	PC0	
25							PA8	I/O (VDDIO)	5V	4/8/12/16 mA	PA8	
26	23	18	18	19	17	14	PA9	I/O (VDDIO)	5V_PU	4/8/12/16 mA	PA9_BOOT	
27	24		19				PA10	I/O (VDDIO)	5V	4/8/12/16 mA	PA10	
28	25		20				PA11	I/O (VDDIO)	5V	4/8/12/16 mA	PA11	
29	26	19	21	20	18	15	PA12	I/O (VDDIO)	5V_PU	4/8/12/16 mA	SWCLK	
30	27	20	22	21	19	16	PA13	I/O (VDDIO)	5V_PU	4/8/12/16 mA	SWDIO	
31	28	21	23	22			PA14	I/O (VDDIO)	5V	4/8/12/16 mA	PA14	
32	29	22	24	23			PA15	I/O (VDDIO)	5V	4/8/12/16 mA	PA15	
33	30	23	25	24	20	17	PB0	I/O (VDDIO)	5V	4/8/12/16 mA	PB0	
34	31	24	26	25	21	18	PB1	I/O (VDDIO)	5V	4/8/12/16 mA	PB1	
35	32		27				VDDIO	Р	_	_	Voltage for digital I/O	
36	33	33				21	VSS_2	Р	_	_	Ground reference for digital I/O	
37	34	25	28	26	22	19	PB2	I/O	5V	4/8/12/16 mA	PB2	
38	35	26		27	23	20	PB3	I/O	5V	4/8/12/16 mA	PB3	
39	36	27		28	24		PB4	I/O	5V	4/8/12/16 mA	PB4	
40	37	28					PB5	I/O	5V	4/8/12/16 mA	PB5	
41	38						PC1	I/O	5V	4/8/12/16 mA	PC1	
42	39						PC2	I/O	5V	4/8/12/16 mA	PC2	
43	40						PC3	I/O	5V	4/8/12/16 mA	PC3	
44							PB6	I/O	5V	4/8/12/16 mA	PB6	
45	41	29	1	1	1	22	PB7	AI/O	5V	4/8/12/16 mA	PB7	
46	42	30	2	2	2	23	PB8	AI/O	5V	4/8/12/16 mA	PB8	
47	43	31	3	3	3	24	VDDA	Р	_	_	Analog voltage for ADC	
48	44	32					VSSA	Р	_	_	Ground reference for the ADC	

Note: 1. I = input, O = output, A = Analog port, P = power supply,  $V_{DD} = V_{DD}$  Power.

- 2. 5V = 5 V operation I/O type, PU = pull-up.
- 3. These pins are located at the  $V_{\text{\tiny DD}}$  power domain.



# 5 Electrical Characteristics

### **Absolute Maximum Ratings**

The following table shows the absolute maximum ratings of the device. These are stress ratings only. Stresses beyond absolute maximum ratings may cause permanent damage to the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

**Table 5. Absolute Maximum Ratings** 

Symbol	Parameter	Min.	Max.	Unit
$V_{DD}$	External main supply voltage	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 5.5	V
$V_{DDA}$	External analog supply voltage	V <sub>SSA</sub> - 0.3	V <sub>SSA</sub> + 5.5	V
V <sub>IN</sub>	Input voltage on I/O	V <sub>SS</sub> - 0.3	$V_{DD} + 0.3$	V
T <sub>A</sub>	Ambient operating temperature range	-40	+85	°C
T <sub>STG</sub>	Storage temperature range	-55	+150	°C
TJ	Maximum junction temperature	_	125	°C
P <sub>D</sub>	Total power dissipation	_	500	mW
V <sub>ESD</sub>	Electrostatic discharge voltage – human body mode	-4000	+4000	V

### **Recommended DC Operating Conditions**

**Table 6. Recommended DC Operating Conditions** 

 $T_A$  = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
$V_{DD}$	Operating voltage	_	2.5	5.0	5.5	V
$V_{\text{DDIO}}$	I/O operating voltage	<del>_</del>	1.8	5.0	5.5	V
V <sub>DDA</sub>	Analog operating voltage	<del>_</del>	2.5	5.0	5.5	V

# **On-Chip LDO Voltage Regulator Characteristics**

**Table 7. LDO Characteristics** 

 $T_A$  = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
$V_{LDO}$	Internal regulator output voltage	$V_{DD} \ge 2.5 \text{ V}$ Regulator input @ $I_{LDO} = 35 \text{ mA}$ and voltage variant = $\pm 5 \%$ , After trimming.	1.425	1.5	1.57	V
$I_{LDO}$	Output current	V <sub>DD</sub> = 2.5 V Regulator input @ V <sub>LDO</sub> = 1.5 V	_	30	35	mA
C <sub>LDO</sub>	External filter capacitor value for internal core power supply	The capacitor value is dependent on the core power current consumption	1	2.2	_	μF



## **Power Consumption**

**Table 8. Power Consumption Characteristics** 

 $T_A$  = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
		$V_{DD}$ = 5.0 V, HSI = 20 MHz, $f_{HCLK}$ = 20 MHz, $f_{PCLK}$ = 20 MHz, All peripherals enabled	_	5.7	_	mA
		$V_{\text{DD}}$ = 5.0 V, HSI = 20 MHz, $f_{\text{HCLK}}$ = 20 MHz, $f_{\text{PCLK}}$ = 20 MHz, All peripherals disabled	_	4.0	_	mA
		$V_{DD}$ = 5.0 V, HSI = 20 MHz, $f_{HCLK}$ = 10 MHz, $f_{PCLK}$ = 10 MHz, All peripherals enabled	_	3.1	_	mA
		$V_{DD}$ = 5.0 V, HSI = 20 MHz, $f_{HCLK}$ = 10 MHz, $f_{PCLK}$ = 10 MHz, All peripherals disabled	_	2.2	_	mA
	Supply current	$V_{DD}$ = 5.0 V, HSI = 20 MHz, $f_{HCLK}$ = 5 MHz, $f_{PCLK}$ = 5 MHz, All peripherals enabled	_	1.8	_	mA
	(Run mode)	$V_{DD}$ = 5.0 V, HSI = 20 MHz, $f_{HCLK}$ = 5 MHz, $f_{PCLK}$ = 5 MHz, All peripherals disabled	_	1.4	_	mA
		$V_{DD}$ = 5.0 V, HSI = 20 MHz, $f_{HCLK}$ = 2.5 MHz, $f_{PCLK}$ = 2.5 MHz, All peripherals enabled	_	1.2	_	mA
		$V_{DD}$ = 5.0 V, HSI = 20 MHz, $f_{HCLK}$ = 2.5 MHz, $f_{PCLK}$ = 2.5 MHz, All peripherals disabled	_	0.95	_	mA
		$V_{\text{DD}}$ = 5.0 V, HSI off, LSI on, $f_{\text{HCLK}}$ = 32 kHz, $f_{\text{PCLK}}$ = 32 kHz, All peripherals enabled	_	30	_	μA
		$V_{DD}$ = 5.0 V, HSI off, LSI on, $f_{HCLK}$ = 32 kHz, $f_{PCLK}$ = 32 kHz, All peripherals disabled	_	27	_	μA
$I_{DD}$		$V_{DD}$ = 5.0 V, HSI = 20 MHz, $f_{HCLK}$ = 0 MHz, $f_{PCLK}$ = 20 MHz, All peripherals enabled	_	2.7	_	mA
		$V_{DD}$ = 5.0 V, HSI = 20 MHz, $f_{HCLK}$ = 0 MHz, $f_{PCLK}$ = 20 MHz, All peripherals disabled	_	0.8	_	mA
		$V_{DD}$ = 5.0 V, HSI = 20 MHz, $f_{HCLK}$ = 0 MHz, $f_{PCLK}$ = 10 MHz, All peripherals enabled	_	1.6	_	mA
	Supply current	$V_{DD}$ = 5.0 V, HSI = 20 MHz, $f_{HCLK}$ = 0 MHz, $f_{PCLK}$ = 10 MHz, All peripherals disabled	_	0.65	_	mA
	(Sleep mode)	$V_{DD}$ = 5.0 V, HSI = 20 MHz, $f_{HCLK}$ = 0 MHz, $f_{PCLK}$ = 5 MHz, All peripherals enabled	_	1.1	_	mA
		$V_{DD}$ = 5.0 V, HSI = 20 MHz, $f_{HCLK}$ = 0 MHz, $f_{PCLK}$ = 5 MHz, All peripherals disabled	_	0.6	_	mA
		$V_{DD}$ = 5.0 V, HSI = 20 MHz, $f_{HCLK}$ = 0 MHz, $f_{PCLK}$ = 2.5 MHz, All peripherals enabled	_	0.8	_	mA
		$V_{DD}$ = 5.0 V, HSI = 20 MHz, $f_{HCLK}$ = 0 MHz, $f_{PCLK}$ = 2.5 MHz, All peripherals disabled	_	0.55	_	mA
	Supply current (Deep-Sleep1 mode)	V <sub>DD</sub> = 5.0 V, All clock off (HSE/HSI/LSE), LDO in low power mode, LSI on, RTC on	_	22	_	μA
	Supply current (Deep-Sleep2 mode)	$V_{DD}$ = 5.0 V, All clock off (HSE/HSI/LSE), LDO off (DMOS on), LSI on, RTC on		6.4		μA

Note: 1. HSI means 20 MHz high speed internal oscillator.

2. Code = while (1) { 208 NOP } executed in Flash.



### **Reset and Supply Monitor Characteristics**

Table 9. V<sub>DD</sub> Power Reset Characteristics

 $T_A$  = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V <sub>POR</sub>	Power on reset threshold (Rising Voltage on V <sub>DD</sub> )	T <sub>Δ</sub> = -40 °C~ +85 °C	2.22	2.35	2.48	V
$V_{PDR}$	Power down reset threshold (Falling Voltage on V <sub>DD</sub> )	1 <sub>A</sub> = -40 C~ +65 C	2.12	2.2	2.33	V
V <sub>PORHYST</sub>	POR hysteresis	_	_	150	_	mV
$t_{POR}$	Reset delay time	V <sub>DD</sub> = 5.0 V	_	0.1	0.2	ms

Note: 1. Data based on characterization results only, not tested in production.

- 2. Guaranteed by design, not tested in production.
- 3. If the LDO is turned on, the VDD POR has to be in the de-assertion condition. When the VDD POR is in the assertion state then the LDO will be turned off.

Table 10. LVD/BOD Characteristics

 $T_A$  = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions		Min.	Тур.	Max.	Unit
$V_{BOD}$	Voltage of Brown Out Detection	$T_A$ = -40 °C ~ 85 °C After factory-trimmed, $V_{DD}$ Falling edge		2.37	2.45	2.53	V
			LVDS = 000	2.57	2.65	2.73	V
	Voltage of Low Voltage Detection		LVDS = 001	2.77	2.85	2.93	V
		$T_A$ = -40 °C ~ 85 °C, V <sub>DD</sub> Falling edge	LVDS = 010	2.97	3.05	3.13	V
\/			LVDS = 011	3.17	3.25	3.33	V
$V_{\text{LVD}}$			LVDS = 100	3.37	3.45	3,53	V
			LVDS = 101	4.15	4.25	4.35	V
			LVDS = 110	4.35	4.45	4.55	V
			LVDS = 111	4.55	4.65	4.75	V
$V_{\text{LVDHTST}}$	LVD hysteresis	V <sub>DD</sub> = 5.0 V	_	_	100	_	mV
t <sub>suLVD</sub>	LVD Setup time	V <sub>DD</sub> = 5.0 V	_	_	_	5	μs
t <sub>atLVD</sub>	LVD active delay time	V <sub>DD</sub> = 5.0 V	_	_	_	_	ms
I <sub>DDLVD</sub>	Operation current (3)	V <sub>DD</sub> = 5.0 V	_	_	10	20	μΑ

Note: 1. Data based on characterization results only, not tested in production.

- 2. Guaranteed by design, not tested in production.
- 3. Bandgap current is not included.
- 4. LVDS field is in the PWRCU LVDCSR register



### **External Clock Characteristics**

Table 11. High Speed External Clock (HSE) Characteristics

 $T_A$  = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
$V_{DD}$	Operation Range	_	2.5	_	5.5	V
$f_{HSE}$	High Speed External oscillator frequency (HSE)	V <sub>DD</sub> = 2.5 V ~ 5.0 V	4	_	20	MHz
C <sub>LHSE</sub>	Load capacitance	$V_{DD}$ = 5.0 V, $R_{ESR}$ = 100 $\Omega$ @ 20 MHz		12	pF	
R <sub>FHSE</sub>	Internal feedback resistor between XTALIN and XTALOUT pins	V <sub>DD</sub> = 5.0 V	_	0.5	_	МΩ
D.	Equivalent Series Resistance	V <sub>DD</sub> = 5.0 V, C <sub>L</sub> = 12 pF @ 20 MHz, HSEDR = 0		_	110	Ω
R <sub>ESR</sub>		$V_{DD}$ = 2.5 V, $C_{L}$ = 12 pF @ 20 MHz, HSEDR = 1	_		110	77
D <sub>HSE</sub>	HSE oscillator Duty cycle	_	40	_	60	%
	HSE oscillator current consumption	$V_{DD}$ = 5.0 V, $R_{ESR}$ = 100 $\Omega$ , $C_L$ = 12 pF @ 8 MHz, HSEDR = 0	— 0.85			
I <sub>DDHSE</sub>		$V_{DD}$ = 5.0 V, $R_{ESR}$ = 25 $\Omega$ , $C_{L}$ = 12 pF @ 20 MHz, HSEDR = 1	_	3.0	_	mA
I <sub>PWDHSE</sub>	HSE oscillator power down current	V <sub>DD</sub> = 5.0 V	_	_	0.01	μA
t <sub>SUHSE</sub>	HSE oscillator startup time	$V_{DD} = 5.0 \text{ V}$	_	_	4	ms

Note: The following guidelines are recommended to increase the stability of the crystal circuit of the HSE clock in the PCB layout:

- 1. The crystal oscillator should be located as close as possible to the MCU to keep the trace lengths as short as possible to reduce any parasitic capacitance.
- 2. Shield lines in the vicinity of the crystal by using a ground plane to isolate signals and reduce noise.
- 3. Keep any high frequency signal lines away from the crystal area to prevent any crosstalk adverse effects.

### **Internal Clock Characteristics**

Table 12. High Speed Internal Clock (HSI) Characteristics

 $T_A$  = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
$V_{DD}$	Operation Range	T <sub>A</sub> = -40 °C ~ 85 °C	2.5	_	5.5	V
f <sub>HSI</sub>	HSI Frequency	V <sub>DD</sub> = 5 V @ 25 °C	_	20	_	MHz
ACC <sub>HSI</sub>	Factory calibrated HSI oscillator frequency accuracy	V <sub>DD</sub> = 5 V @ 25 °C	-2	_	2	%
		V <sub>DD</sub> = 2.5 V ~ 5.5 V T <sub>A</sub> = -40 °C ~ +85 °C	-3	_	3	%
Duty	Duty cycle	f <sub>HSI</sub> = 20 MHz	35	_	65	%



Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
I <sub>DDHSI</sub>	Oscillator supply current	f <sub>HSI</sub> = 20 MHz	_	_	_	μA
	Power down current	@ $V_{DD} = 2.5 \text{ V} \sim 5.5 \text{ V}$	_	_	0.01	μΑ
T <sub>SUHSI</sub>	Startup time	f <sub>HSI</sub> = 20 MHz	_	_	10	μs

Table 13. Low Speed Internal Clock (LSI) Characteristics

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
f <sub>LSI</sub>	Low Speed Internal Oscillator Frequency (LSI)	$V_{DD} = 5.0 \text{ V},$ $T_A = -40 ^{\circ}\text{C} \sim +85 ^{\circ}\text{C}$	21	32	43	kHz
ACC <sub>LSI</sub>	LSI Frequency accuracy	After factory-trimmed, $V_{DD} = 5.0 \text{ V}$	-10	_	+10	%
I <sub>DDLSI</sub>	LSI Oscillator Operating current	V <sub>DD</sub> = 5.0 V	_	0.5	0.8	μΑ
t <sub>SULSI</sub>	LSI Oscillator startup time	V <sub>DD</sub> = 5.0 V	_	_	100	μs

## **Memory Characteristics**

**Table 14. Flash Memory Characteristics** 

 $T_A$  = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
N <sub>ENDU</sub>	Number of guaranteed program/erase cycles before failure. (Endurance)	T <sub>A</sub> = -40 °C ~ +85 °C	10	_	_	K cycles
$t_{RET}$	Data retention time	T <sub>A</sub> = -40 °C ~ +85 °C	10	_	_	Years
$t_{PROG}$	Word programming time	T <sub>A</sub> = -40 °C ~ +85 °C	20	_	_	μs
t <sub>ERASE</sub>	Page erase time	T <sub>A</sub> = -40 °C ~ +85 °C	2	_	_	ms
t <sub>MERASE</sub>	Mass erase time	T <sub>A</sub> = -40 °C ~ +85 °C	10	_	_	ms

### I/O Port Characteristics

### Table 15. I/O Port Characteristics

 $T_A$  = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions		Min.	Тур.	Max.	Unit
	Low level input	5.0 V I/O	V <sub>I</sub> = V <sub>SS</sub> , On-chip pull-up	_		3	μΑ
I <sub>IL</sub>	current	Reset pin	resister disabled.	_	_	3	μΑ
I <sub>IH</sub>	High level input current	5.0 V I/O	$V_I = V_{DD}$ , On-chip pull-down	_	_	3	μΑ
		Reset pin	resister disabled.	_	_	3	μΑ
V <sub>IL</sub>	Low level input voltage	5.0 V I/O		-0.5	_	0.35 × V <sub>DD</sub>	V
		Reset pin		-0.5	_	0.35 × V <sub>DD</sub>	V



Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
\/	High level input	5.0 V I/O	0.65 × V <sub>DD</sub>	_	V <sub>DD</sub> + 0.5	V
V <sub>IH</sub>	voltage	Reset pin	0.65 × V <sub>DD</sub>	_	V <sub>DD</sub> + 0.5	V
$V_{HYS}$	Schmitt trigger input voltage	5.0 V I/O	_	0.12 × V <sub>DD</sub>		mV
V HYS	hysteresis	Reset pin	_	0.12 × V <sub>DD</sub>		mV
		$5.0 \text{ V I/O 4 mA drive}, V_{OL} = 0.4 \text{ V}$	4	_	_	mA
	Low level output	$5.0 \text{ V I/O} 8 \text{ mA drive}, V_{OL} = 0.4 \text{ V}$	8	_	_	mA
I <sub>OL</sub>	current	$5.0 \text{ V I/O}$ 12 mA drive, $V_{OL}$ = 0.4 V	12	_		mA
IOL	(GPIO Sink	$5.0 \text{ V I/O}$ 16 mA drive, $V_{OL}$ = 0.4 V	16	_		mA
current)	Backup Domain I/O drive @ $V_{DD}$ = 5.0 V, $V_{OL}$ = 0.4 V, PB10, PB11, PB12	4	_	_	mA	
	High level output current (GPIO Source current)	$5.0 \text{ V I/O 4 mA drive}, V_{OH} = V_{DD} - 0.4 \text{ V}$	4	_	_	mA
		$5.0 \text{ V I/O} 8 \text{ mA drive}, V_{OH} = V_{DD} - 0.4 \text{ V}$	8	_	_	mA
I <sub>OH</sub>		$5.0 \text{ V I/O}$ 12 mA drive, $V_{OH}$ = $V_{DD}$ - $0.4 \text{ V}$	12	_	_	mA
		$5.0 \text{ V I/O}$ 16 mA drive, $V_{OH}$ = $V_{DD}$ - $0.4 \text{ V}$	16	_	_	mA
		Backup Domain I/O drive @ $V_{DD}$ = 5.0 V, $V_{OL}$ = $V_{DD}$ - 0.4 V, PB10, PB11, PB12.	_	_	2	mA
		5.0 V 4 mA drive I/O, I <sub>OL</sub> = 4 mA	_	_	0.4	V
	Low level output	5.0 V 8 mA drive I/O, I <sub>OL</sub> = 8 mA	_	_	0.4	V
$V_{OL}$	voltage	5.0 V 12 mA drive I/O, I <sub>OL</sub> = 12 mA	_	_	0.4	V
		5.0 V 16 mA drive I/O, I <sub>OL</sub> = 16 mA	_	_	0.4	V
		5.0 V 4 mA drive I/O, I <sub>OH</sub> = 4 mA	V <sub>DD</sub> - 0.4	_	_	V
W	High level output	5.0 V 8 mA drive I/O, I <sub>OH</sub> = 8 mA	V <sub>DD</sub> - 0.4	_	_	V
V <sub>OH</sub>	voltage	5.0 V 12 mA drive I/O, I <sub>OH</sub> = 12 mA	V <sub>DD</sub> - 0.4	_	_	V
		5.0 V 16 mA drive I/O, I <sub>OH</sub> = 16 mA	V <sub>DD</sub> - 0.4	_	_	V
R <sub>PU</sub>	Internal pull-up resistor	5.0 V I/O	_	_	_	kΩ
R <sub>PD</sub>	Internal pull-down resistor	5.0 V I/O	_	_	_	kΩ



### **ADC Characteristics**

### **Table 16. ADC Characteristics**

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
$V_{DDA}$	Operating voltage	<del>-</del>	2.5	5.0	5.5	V
V <sub>ADCIN</sub>	A/D Converter input voltage range	_	0	_	$V_{REF}$	V
$V_{REF}$	A/D Converter Reference voltage	_	_	$V_{DDA}$	$V_{DDA}$	V
$I_{ADC}$	Current consumption	$V_{DDA} = 5.0 \text{ V}$	_	0.85	1	mA
I <sub>ADC_DN</sub>	Power down current consumption	V <sub>DDA</sub> = 5.0 V	_	_	0.1	μΑ
$f_{ADC}$	A/D Converter clock	_	0.7		16	MHz
f <sub>S</sub>	Sampling rate	_	0.05	_	1	MHz
$t_{DL}$	Data latency	_	_	12.5	_	1/f <sub>ADC</sub> Cycles
t <sub>S&amp;H</sub>	Sampling & hold time	_	_	3.5	_	1/f <sub>ADC</sub> Cycles
t <sub>ADCCONV</sub>	A/D Converter conversion time	_	_	16	_	1/f <sub>ADC</sub> Cycles
Rı	Input sampling switch resistance	_	_	_	TBD	kΩ
Cı	Input sampling capacitance	No pin/pad capacitance included	_	_	TBD	pF
t <sub>SU</sub>	Startup up time	_	_	_	1	μs
N	Resolution	_	_	12	_	bits
INL	Integral Non-linearity error	$f_S = 750 \text{ kHz}, V_{DDA} = 5.0 \text{ V}$	_	±2	±5	LSB
DNL	Differential Non-linearity error	$f_S = 750 \text{ kHz}, V_{DDA} = 5.0 \text{ V}$	_	±1	_	LSB
Eo	Offset error	_	_	_	±10	LSB
$E_G$	Gain error	_	_	_	±10	LSB

Note: 1. Guaranteed by design, not tested in production.

- 2. Due to the A/D Converter input channel and GPIO pin-shared function design limitation, the  $V_{\text{DDA}}$  supply power of the A/D Converter has to be equal to the  $V_{\text{DD}}$  supply power of the MCU in the application circuit.
- 3. The figure below shows the equivalent circuit of the A/D Converter Sample-and-Hold input stage where  $C_l$  is the storage capacitor,  $R_l$  is the resistance of the sampling switch and  $R_S$  is the output impedance of the signal source  $V_S$ . Normally the sampling phase duration is approximately,  $3.5/f_{ADC}$ . The capacitance,  $C_l$ , must be charged within this time frame and it must be ensured that the voltage at its terminals becomes sufficiently close to  $V_S$  for accuracy. To guarantee this,  $R_S$  is not allowed to have an arbitrarily large value.






Figure 11. ADC Sampling Network Model

The worst case occurs when the extremities of the input range (0V and  $V_{REF}$ ) are sampled consecutively. In this situation a sampling error below ½ LSB is ensured by using the following equation:

$$R_{S}\!<\!\frac{3.5}{f_{ADC}C_{I}ln(2^{N\!+\!2})}\!-R_{I}$$

Where  $f_{ADC}$  is the ADC clock frequency and N is the ADC resolution (N = 12 in this case). A safe margin should be considered due to the pin/pad parasitic capacitances, which are not accounted for in this simple model.

If, in a system where the A/D Converter is used, there are no rail-to-rail input voltage variations between consecutive sampling phases,  $R_S$  may be larger than the value indicated by the equation above.

### **GPTM/PWM Characteristics**

**Table 17. GPTM/PWM Characteristics** 

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
$f_{TM}$	Timer clock source for GPTM and PWM	_	_	_	f <sub>PCLK</sub>	MHz
t <sub>RES</sub>	Timer resolution time	_	1	_	_	$f_{TM}$
$f_{EXT}$	External single frequency on channel 1 ~ 4	_	_	_	1/2	$f_{TM}$
RES	Timer resolution	_	_	_	16	bits



### I<sup>2</sup>C Characteristics

Table 18. I<sup>2</sup>C Characteristics

Ola a l	Damamatan	Standard mode		Fast mode		Fast mode plus		11
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
f <sub>SCL</sub>	SCL clock frequency	_	100	_	400	_	1000	kHz
t <sub>SCL(H)</sub>	SCL clock high time	4.5	_	1.125	_	0.45	_	μs
t <sub>SCL(L)</sub>	SCL clock low time	4.5	_	1.125	_	0.45	_	μs
t <sub>FALL</sub>	SCL and SDA fall time	_	1.3	_	0.34	_	0.135	μs
t <sub>RISE</sub>	SCL and SDA rise time	_	1.3	_	0.34	_	0.135	μs
$t_{\text{SU(SDA)}}$	SDA data setup time	500	_	125	_	50	_	ns
	SDA data hold time (Note 5)	0	_	0	_	0	_	ns
t <sub>H(SDA)</sub>	SDA data hold time (Note 6)	100	_	100	_	100	_	ns
t <sub>VD(SDA)</sub>	SDA data valid time	_	1.6	_	0.475	_	0.25	μs
t <sub>SU(STA)</sub>	START condition setup time	500	_	125	_	50	_	ns
t <sub>H(STA)</sub>	START condition hold time	0	_	0	_	0	_	ns
t <sub>SU(STO)</sub>	STOP condition setup time	500	_	125	_	50	_	ns

Note: 1. Guaranteed by design, not tested in production.

- 2. To achieve 100 kHz standard mode, the peripheral clock frequency must be higher than 2 MHz.
- 3. To achieve 400 kHz fast mode, the peripheral clock frequency must be higher than 8 MHz.
- 4. To achieve 1 MHz fast mode plus, the peripheral clock frequency must be higher than 20 MHz.
- 5. The above characteristic parameters of the  $I^2C$  bus timing are based on: COMB\_FILTER\_En = 0 and SEQ\_FILTER = 00.
- 6. The above characteristic parameters of the I<sup>2</sup>C bus timing are based on: COMB\_FILTER\_En = 1 and SEQ\_FILTER = 00.




Figure 12. I<sup>2</sup>C Timing Diagrams



### **SPI Characteristics**

**Table 19. SPI Characteristics** 

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit		
SPI Mast	SPI Master mode							
f <sub>SCK</sub>	SPI master output SCK clock frequency	Master mode SPI peripheral clock frequency f <sub>PCLK</sub>	_		f <sub>PCLK</sub> /2	MHz		
$t_{\text{SCK(H)}}$ $t_{\text{SCK(L)}}$	SCK clock high and low time	_	t <sub>SCK</sub> /2 - 2	_	t <sub>SCK</sub> /2 + 1	ns		
t <sub>V(MO)</sub>	Data output valid time	_	_	_	5	ns		
t <sub>H(MO)</sub>	Data output hold time	_	2	_	_	ns		
t <sub>SU(MI)</sub>	Data input setup time	_	5	_	_	ns		
t <sub>H(MI)</sub>	Data input hold time	_	5	_	_	ns		
SPI Slave	SPI Slave mode							
f <sub>SCK</sub>	SPI slave input SCK clock frequency	Slave mode SPI peripheral clock frequency f <sub>PCLK</sub>	_	_	f <sub>PCLK</sub> /3	MHz		
Duty <sub>SCK</sub>	SPI slave input SCK clock duty cycle	_	30	_	70	%		
$t_{\text{SU(SEL)}}$	SEL enable setup time	_	3 t <sub>PCLK</sub>	_	_	ns		
$t_{\text{H(SEL)}}$	SEL enable hold time	<u> </u>	2 t <sub>PCLK</sub>	_	_	ns		
$t_{A(SO)}$	Data output access time	<del>_</del>	_	_	3 t <sub>PCLK</sub>	ns		
t <sub>DIS(SO)</sub>	Data output disable time	_	_	_	10	ns		
t <sub>V(SO)</sub>	Data output valid time	<del>-</del>			25	ns		
t <sub>H(SO)</sub>	Data output hold time	<del>_</del>	15	_	_	ns		
t <sub>SU(SI)</sub>	Data input setup time	_	5	_	_	ns		
t <sub>H(SI)</sub>	Data input hold time	_	4	_	_	ns		

Note: 1.  $f_{SCK}$  is SPI output/input clock frequency and  $t_{SCK}$  = 1/ $f_{SCK}$ .

<sup>2.</sup>  $f_{PCLK}$  is SPI peripheral clock frequency and  $t_{PCLK}$  = 1/ $f_{PCLK}$ .






Figure 13. SPI Timing Diagrams – SPI Master Mode




Figure 14. SPI Timing Diagrams - SPI Slave Mode with CPHA=1



# 6

# **Package Information**


Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package/Carton Information</u>.


Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- Carton information



# 24-pin SSOP (150mil) Outline Dimensions









Symbol	Dimensions in inch			
Symbol	Min.	Nom.	Max.	
Α	_	0.236 BSC	_	
В	_	0.154 BSC	_	
С	0.008	_	0.012	
C,	_	0.341 BSC	_	
D	_	<del>_</del>	0.069	
E	_	0.025 BSC	<del>_</del>	
F	0.004	_	0.010	
G	0.016	_	0.050	
Н	0.004	_	0.010	
α	0°	_	8°	

Cumbal	Dimensions in mm				
Symbol	Min.	Nom.	Max.		
Α	_	6.00 BSC	_		
В	_	3.90 BSC	_		
С	0.20	_	0.30		
C'	_	8.66 BSC	_		
D	_	_	1.75		
E	_	0.635 BSC	_		
F	0.10	_	0.25		
G	0.41	_	1.27		
Н	0.10	<del>_</del>	0.25		
α	0°	_	8°		



# 28-pin SSOP (150mil) Outline Dimensions









Cymbol	Dimensions in inch			
Symbol	Min.	Nom.	Max.	
А	_	0.236 BSC	_	
В	_	0.154 BSC	_	
С	0.008	_	0.012	
C'	_	0.390 BSC	_	
D	_	_	0.069	
Е	_	0.025 BSC	_	
F	0.004	_	0.010	
G	0.016	_	0.050	
Н	0.004	_	0.010	
α	0°	_	8°	

Cumbal	Dimensions in mm			
Symbol	Min.	Nom.	Max.	
А	_	6.00 BSC	_	
В	_	3.90 BSC	_	
С	0.20	_	0.30	
C'	_	9.90 BSC	_	
D	_	_	1.75	
E	_	0.635 BSC	_	
F	0.10	_	0.25	
G	0.41	_	1.27	
Н	0.10	_	0.25	
α	0°	_	8°	



# 28-pin SOP (300mil) Outline Dimensions








Symbol	Dimensions in inch			
Symbol	Min.	Nom.	Max.	
Α	<del>_</del>	0.406 BSC	_	
В	<del>_</del>	0.295 BSC	_	
С	0.012	_	0.020	
C,	<del>_</del>	0.705 BSC	<del>_</del>	
D	<del>_</del>	<del>_</del>	0.104	
E	<del>_</del>	0.050 BSC	_	
F	0.004	_	0.012	
G	0.016	_	0.050	
Н	0.008	_	0.013	
α	0°	_	8°	

Complete	Dimensions in mm			
Symbol	Min.	Nom.	Max.	
А	_	10.30 BSC	<del>_</del>	
В	_	7.50 BSC	_	
С	0.31	_	0.51	
C'	_	17.90 BSC	<u> </u>	
D	_	_	2.65	
E	_	1.27 BSC	<del>_</del>	
F	0.10	_	0.30	
G	0.40	_	1.27	
Н	0.20	_	0.33	
α	0°	_	8°	



# SAW Type 24-pin QFN (3mm×3mm×0.55mm) Outline Dimensions




Cumbal	Dimensions in inch			
Symbol	Min.	Nom.	Max.	
Α	0.020	0.022	0.024	
A1	0.000	0.001	0.002	
A3	_	0.006 BSC	_	
b	0.006	0.008	0.010	
b1	0.014	0.016	0.018	
D	_	0.118 BSC	<del>_</del>	
Е	_	0.118 BSC	<del>_</del>	
е	_	0.016 BSC	<del>_</del>	
e1	_	0.020 BSC	<del>_</del>	
D2	0.073	0.075	0.077	
E2	0.073	0.075	0.077	
L	0.006	0.010	0.014	
L1	0.008	0.010	0.012	
K	0.008	_	_	

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	0.50	0.55	0.60
A1	0.00	0.02	0.05
A3	<del>_</del>	0.150 BSC	<del>_</del>
b	0.15	0.20	0.25
b1	0.35	0.40	0.45
D	<del>_</del>	3.00 BSC	<u> </u>
E	<del>_</del>	3.00 BSC	_
е	<del>_</del>	0.40 BSC	_
e1	<del>_</del>	0.50 BSC	_
D2	1.85	1.90	1.95
E2	1.85	1.90	1.95
L	0.15	0.25	0.35
L1	0.20	0.25	0.30
K	0.20	_	_



# SAW Type 33-pin QFN (4mm×4mm) Outline Dimensions




Symbol	Dimensions in inch		
	Min.	Nom.	Max.
А	0.028	0.030	0.031
A1	0.000	0.001	0.002
A3	_	0.008 BSC	_
b	0.006	0.008	0.010
D	_	0.157 BSC	_
E	_	0.157 BSC	_
е	_	0.016 BSC	_
D2	0.104	0.106	0.108
E2	0.104	0.106	0.108
L	0.014	0.016	0.018
K	0.008	_	_

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
А	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3	_	0.203 BSC	<del>_</del>
b	0.15	0.20	0.25
D	_	4.00 BSC	_
E	_	4.00 BSC	_
е	_	0.40 BSC	_
D2	2.65	2.70	2.75
E2	2.65	2.70	2.75
L	0.35	0.40	0.45
K	0.20	_	_



# 44-pin LQFP (10mm×10mm) (FP2.0mm) Outline Dimensions




Symbol		Dimensions in inch		
	Min.	Nom.	Max.	
А	<del>_</del>	0.472 BSC	_	
В	_	0.394 BSC	_	
С	_	0.472 BSC	_	
D	_	0.394 BSC	_	
E	_	0.032 BSC	_	
F	0.012	0.015	0.018	
G	0.053	0.055	0.057	
Н	_	<del>_</del>	0.063	
I	0.002	<del>_</del>	0.006	
J	0.018	0.024	0.030	
K	0.004		0.008	
α	0°	<u>—</u>	7°	

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
А	_	12.00 BSC	_
В	_	10.00 BSC	_
С	_	12.00 BSC	_
D	_	10.00 BSC	_
Е	_	0.80 BSC	_
F	0.30	0.37	0.45
G	1.35	1.40	1.45
Н	_	_	1.60
I	0.05	_	0.15
J	0.45	0.60	0.75
K	0.09	_	0.20
α	0°	_	7°



# 48-pin LQFP (7mm×7mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
А	_	0.354 BSC	_
В	_	0.276 BSC	_
С	_	0.354 BSC	_
D	_	0.276 BSC	_
E	_	0.020 BSC	_
F	0.007	0.009	0.011
G	0.053	0.055	0.057
Н	_	_	0.063
I	0.002	_	0.006
J	0.018	0.024	0.030
K	0.004	_	0.008
α	0°	_	7°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
А	_	9.0 BSC	<del>_</del>
В	_	7.0 BSC	_
С	_	9.0 BSC	<del>_</del>
D	_	7.0 BSC	<u> </u>
Е	_	0.5 BSC	<del>_</del>
F	0.17	0.22	0.27
G	1.35	1.4	1.45
Н	_	_	1.60
I	0.05	_	0.15
J	0.45	0.60	0.75
K	0.09	_	0.20
α	0°	_	7°



Copyright<sup>®</sup> 2018 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com/en/.