



**Department of Electrical,
Computer, & Biomedical Engineering**
Faculty of Engineering
& Architectural Science

Course Title:	Electronic Circuits I
Course Number:	ELE 404
Semester/Year	W2024

Instructor	Dr. Fei Yuan
-------------------	--------------

Assignment/Lab Number:	–
Assignment/Lab Title:	<i>Design Project</i>

Submission Date:	April 7, 2024
Due Date:	April 7, 2024

Student LAST Name	Student FIRST Name	Student Number	Section	Signature*
Irfan	Bilal	501176502	17	

*By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at: <http://www.rverson.ca/senate/current/pol60.pdf>

Table of Contents

Objectives.....	7
Circuit Design.....	7
Description.....	7
Calculations.....	8
Simulation.....	8
Stage 1: CC Amplifier.....	9
Stage 2: CE Amplifier.....	9
Stage 3: CC Amplifier.....	9
Experimental Results.....	10
Conclusions and Remarks.....	11

Objectives

- Power supply: **+10V** relative to the ground;
- Quiescent current drawn from the power supply: no larger than **10 mA**;
- No-load voltage gain (at 1 kHz): $|A_{vo}| = 50 (\pm 10\%)$;
- Maximum no-load output voltage swing (at 1 kHz): no smaller than 8 V peak to peak;
- Loaded voltage gain (at 1 kHz and with $R_L = 1\text{ k}\Omega$): no smaller than **90%** of the no-load voltage gain;
- Maximum loaded output voltage swing (at 1 kHz and $R_L = 1\text{ k}\Omega$): no smaller than 4 V peak to peak;
- Input resistance (at 1 kHz): no smaller than **20 k Ω** ;
- Amplifier type: inverting or non-inverting;
- Frequency response: 20 Hz to 50 kHz (**-3dB** response);
- Type of transistors: BJT;
- Number of transistors (stages): no more than 3;
- Resistances permitted: values smaller than **220 k Ω** from the E24 series;
- Capacitors permitted: **0.1 μF , 1.0 μF , 2.2 μF , 4.7 μF , 10 μF , 47 μF , 100 μF , 220 μF** ;
- Other components (BJTs, diodes, Zener diodes, etc.): only from your ELE404 lab kit.

Circuit Design

Description

The chosen circuit design makes use of three BJTs. The three stages of the designed amplifier are Common-Collector, Common-Emitter, and Common-Collector, respectively. The CE stage is used to attain the desired no-load voltage gain of 50 V/V; the other stage(s) were used for fluctuation prevention and voltage gain regulation/maintenance.




Figure 1: Circuit Design Sketch

Calculations

Stage 1: CC Amplifier

$$\text{Let } I_C = 0.1 \text{ mA}$$

$$A_v = \frac{V_o}{V_{in}} \quad V_{in} = 0.15$$

$$1 = \frac{V_o}{0.15} \quad (\text{since we want gain to be 1})$$

$$V_o = 0.15 \text{ V}$$

$$V_o = V_E = R_E I_E$$

$$R_E = \frac{0.15 \text{ V}}{0.1 \text{ mA}} = 1.5 \text{ k}\Omega$$

$$V_{BE} = V_B - V_E = 0.7$$

$$V_B - 0.15 = 0.7$$

$$V_B = 0.85 \text{ V}$$

$$V_B = \frac{R_2}{R_1 + R_2} (V_{CC}) \quad [\text{Voltage Division}]$$

$$0.85 = \frac{R_2}{R_1 + R_2} (10)$$

$$0.045 = \frac{R_2}{R_1 + R_2}$$

$$R_1 = 0.915 R_2$$

$$R_1 \approx R_2$$

$$\text{Let } R_1 \text{ \& } R_2 \text{ be } 45 \text{ k}\Omega$$

$$R_{in} = R_1 \parallel R_2 \parallel r_{be} + R_E (1 + \beta)$$

$$g_m = \frac{I_C}{V_T} = \frac{0.1 \text{ mA}}{0.026} = 0.0385$$

$$R_{in} = \frac{1}{\frac{1}{45 \text{ k}} + \frac{1}{45 \text{ k}} + \frac{1}{(100)(0.0385) + (1.5 \text{ k})(151)}} \quad (\beta = 150)$$

$$= 20487.86 \geq 20 \text{ k}$$

Stage 2: CE Amplifier

$$\text{Let } I_C = 2 \text{ mA}$$

$$V_C = \frac{V_{CC} - V_{sat}}{2} \quad \therefore V_E = \frac{1}{10} V_{CC}$$

$$V_{sat} \approx 0.3 \text{ V}$$

$$= 1 \text{ V}$$

$$V_C = \frac{1}{2} (V_{CC} + V_E)$$

$$= \frac{1}{2} (10 + 1)$$

$$= 5.5$$

$$5.5 = 10 - R_C (2 \text{ mA})$$

$$R_C (2 \text{ mA}) = 10 - 5.5$$

$$R_C = \frac{4.5 \text{ V}}{2 \text{ mA}}$$

$$R_C = 2.25 \text{ k}\Omega \approx 2.4 \text{ k}\Omega$$

The desired gain of 50 will be attained in this stage since the CC stage gain was 1.

$$50 = \frac{-g_m R_C}{1 + g_m R_E}$$

$$50 + 50 g_m R_E = -g_m R_C$$

$$R_E = \frac{-g_m R_C - 50}{50 g_m}$$

$$= 34 \Omega \approx 24 \Omega$$

$$V_E = I_E (R_E + R_{E2})$$

$$R_{E2} = \frac{V_E - V_{BE}}{I_E}$$

$$= \frac{1 \text{ V}}{2 \text{ mA}} - 0.7$$

$$= 476 \Omega \approx 510 \Omega$$

$$V_B = V_{CC} \left(\frac{R_3}{R_3 + R_4} \right) \quad [\text{Voltage Division}]$$

$$V_B = 0.7 + 1 \quad V_{CC} = 10$$

$$0.17 = \frac{R_3}{R_3 + R_4}$$

$$0.17 R_3 + 0.17 R_4 = R_3$$

$$0.17 R_4 = R_3 - 0.17 R_3$$

$$R_3 \approx 4 R_4$$

$$R_3 = 20 \text{ k}\Omega \quad R_4 = 5 \text{ k}\Omega$$

Stage 3: CC Amplifier (2)

Because of the loading effect we would need $R_{E4} \approx R_L (1 \text{ k}\Omega)$

$$\text{Let } R_{E4} = 1.5 \text{ k}\Omega$$

$$V_B = 8 \text{ V} = V_o = V_E$$

$$I_E = \frac{V_E}{R_E} = \frac{8}{1500} = 5.33 \text{ mA} \approx I_C$$

$$I_{C1} + I_{C2} + I_{C3} = \text{Total Quiescent Current}$$

$$(0.1 + 2 + 5.33) = \text{TQC}$$

$$7.43 \text{ mA} = \text{TQC} \leq 10 \text{ mA}$$

(REQUIREMENT MET) ✓

Since the gain would fluctuate/change when load resistor added, a third (CC) stage was included to eliminate/reduce this effect.

$$\text{Let } C_2 = C_3 = 220 \mu\text{F}$$

$$C_4 = 100 \mu\text{F}$$

$$C_1 = 10 \mu\text{F}$$

C_2, C_3 supposed, to maintain gain of CE.

C_1 supposed, due to high input resistance.

C_4 supposed, to block DC current, & provide low resistance path for output of the amplifier.

Simulation




Figure 2: Circuit Design Model (MultiSim)

Stage 1: CC Amplifier

A CC stage was placed in the amplifier first to avoid/minimize signal losses from impedance mismatches and maintain a high input resistance. This is very important when the source can't drive low-impedance loads. The CC stage acts as a buffer, allowing the following stages to amplify a strong, undistorted signal, as will be observed in the second stage.

Stage 2: CE Amplifier

Due to its high voltage gain capacity, a CE amplifier was placed at stage 2. The low input resistance issue of the CE amplifier is avoided due to the preceding CC amplifier isolating the impedance from the source. Without degrading the source signal, the CE stage of this amplifier makes use of its high voltage gain characteristics to meet the necessary gain requirements of this amplifier.

Stage 3: CC Amplifier


A Common Collector (CC) stage, also known as an emitter follower, was added at the end of this amplifier circuit and acts as a buffer due to its high input and low output impedance. Its buffering effect maintains the overall voltage gain of the amplifier when a load (in this case, a resistor) is connected, as it minimizes the load's impact on the amplification processes of the previous stages. It essentially makes sure a stable amplifier performance is maintained, and the loaded voltage gain is fairly consistent with the no-load one.

Experimental Results

Table 1: Tests for required specifications

Voltage Gain [V/V]	Vs (Input Signal) [mVpp]	Vo (Output Signal) [Vpp]	Voltage [V/V]
Avo	145.575	7.416	50.94
Av	84.223	4.301	51.19

Table 2: Waveforms




Tables 1 and 2 clearly visualize the fact that experimental results fall within the amplifier specifications. Due to the consistency with the loaded and no-load voltage gain, the amplifier seemed to perform better than expected, making it more suitable for real-world applications.

The no-load output voltage swing, though not exactly above 8 V, is close enough to 8 V, as specified. The loaded output voltage swing, however, was exactly 4.084V, which meets the specifications of the amplifier. At the desired frequency of 1kHz, the voltage gain in both cases also met the requirements, being 90% of each other. The no-load gain was 50.94 and the loaded gain was 51.19, which definitely meets the specifications. Since the output voltage swing was shown to be close to 8 V in Table 2, another graph is not provided.

The input resistance ended up being 21190.91 ohms, which also meets the requirement of being over 20K ohms (using the following values):

$$R_{in} = \frac{V_B \cdot R_s}{V_s - V_b}$$



Conclusions and Remarks

The results show that no substantial difference may exist between the manually computed results and those derived from the simulation. DC node voltages, quiescent current, input resistance, and gain of both circuits were consistent with actual simulations and the calculated values. The difference is only a small one, though that was to be expected since, in most cases, the theoretical computations are conducted by means of idealizing models and simplifying assumptions for complex real phenomena, hence very far from reality when measured in laboratory or field conditions. Besides, even when in the same order of magnitude, the resistance value tolerance used for input and output resistance may vary. So, all these further jeopardize the precision of these computations. The aim of this project was to design a multistage amplifier using BJT transistors. All the specifications pertaining to the design of the amplifier were realized successfully, whereby the results of manual computations and from tests in simulation both agreed. In general, the project was successful.