

Cache


Brebu lasmin


FSM diagram



Block Diagram







Why Verilog

Verilog, standardized as IEEE 1364, is a hardware description language (HDL) used to model electronic systems. It is most commonly used in the design and verification of digital circuits at the register-transfer level of abstraction.

Chosen due to my familiarity with the language.