

ALU

Brebu Iasmin Marian

Input:

$X(w \text{ biti})$, $Y(w \text{ biti})$, $OP(4 \text{ biti})$, clk , rst_b

w de forma 2^n unde n numar natural, parametru este si numarul de biti din counter care trebuie sa fie $cnt7size = \log_2(w)$.

OP reprezinta operatia de efectuat:

1. $X+Y$
2. $X-Y$
3. $X*Y$
4. X/Y
5. $x \ll 1$
6. $x \gg 1$
7. $X \text{ AND } Y$ (logic ca in C)
8. $X \text{ OR } Y$ (logic ca in C)
9. $X \text{ XOR } Y$ (logic ca in C)
10. $X \text{ bAND } Y$ ($x[i] \& y[i]$)
11. $X \text{ bOR } Y$ ($x[i] | y[i]$)
12. $X \text{ bXOR } Y$ ($x[i] \wedge y[i]$)

Cand s-a identificat o operatie valida, aceasta va fi efectuata, semnalul de OP fiind ignorat pana la terminarea operatiei.

Toate operatiile suporta numere negative in C2.


Output:

$Z(w \text{ biti})$, status

Cand status=1 rezultatul operatiei se afla in Z.


La inmultire/impartire status va fi 1 doua tacuri de clk, in fiecare tac in Z aflanduse o jumatate din rezultat. Pentru primul clk: la inmultire va fi jumatatea cea mai semnificativa din rezultat, iar la impartire va fi catul. Pentru al doilea clk: la inmultire jumatatea cea mai putin semnificativa din rezultat, iar la impartire restul.

Pentru AND, OR, si XOR, Z va avea toti bitii 1 daca rezultatul este adevarat, si toti bitii 0 daca rezultatul este fals.




States

Sum, dif, rs, ls, AND, OR, XOR, bAND, bOR, bXOR




[operation_signals]		[operation_output_signal]
Sum:	load_a	write_a
Dif:	load_a, subtract_m	write_a
LS:	ls	write_q
RS:	rs	write_q
AND:	a_and_m & negate_a, a_and_m & load_a	write_a
OR:	a_or_m & negate_a, a_or_m & load_a	write_a
XOR:	a_xor_m & negate_a, a_xor_m & load_a	write_a
bAND:	select_and_gate	write_a
bOR:	select_or_gate	write_a
bXOR:	select_xor_gate	write_a

Multiplication





Division

OP = 4
D2V





LEFT RIGHT SHIFT REGISTER




Input: $clk, rst, ls, rs, ld, d, rs, ls, shift-in$
 Output: 2
 Behaviour: $rs \Rightarrow$ right-shift, $ls \Rightarrow$ left-shift
 $rs \& ls \Rightarrow$ holding
 $ld \Rightarrow$ load d in 2

$$\overline{ld} \cdot \overline{ls} \cdot rs + \overline{ld} \cdot ls \cdot \overline{rs}, \quad \overline{ld} \cdot ls \cdot rs + ld \cdot \overline{ls} \cdot \overline{rs}$$


RCA and COUNTER




FAC:



counter:



Word Gates & Tree



OR word, AND word idem

XOR word7: idem but $Y = 777 \dots 777$

