ALU

Brebu Iasmin Marian

Input:

X(w biti), Y(w biti), OP(4 biti), clk, rst_b

w de forma 2n unde n numar natural, parametru este si numarul de biti din counter care trebuie sa fie cnt7size = log2(w).

OP reprezinta operatia de efectuat:

- 1. X+Y
- 2. X-Y
- 3. X*Y
- 4. X/Y
- 5. x<<1
- 6. x>>1
- 7. X AND Y (logic ca in C)
- 8. X OR Y (logic ca in C)
- 9. X XOR Y (logic ca in C)
- 10. X bAND Y (x[i] & y[i])
- 11. X bOR Y (x[i] | y[i])
- 12. X bXOR Y (x[i] ^ y[i])

Cand s-a identificat o operatie valida, aceasta va fi efectuata, semnalul de OP fiind ignorat pana la terminarea operatiei.

Toate operatiile suporta numere negative in C2.


Output:

Z(w biti), status

Cand status=1 rezultatul operatiei se afla in Z.


La inmultire/impartire status va fi 1 doua tacuri de clk, in fiecare tac in Z aflanduse o jumatate din rezultat. Pentru primul clk: la inmultire va fi jumatatea cea mai semnificativa din rezultat, iar la impartire va fi catul. Pentrul al doilea clk: la inmultire jumatatea cea mai putin semnificativa din rezultat, iar la impartire restul.

Pentru AND, OR, si XOR, Z va avea toti bitii 1 daca rezultatul este adevarat, si toti bitii 0 daca rezultatul este fals.



States


Sum, dif, rs, Is, AND, OR, XOR, bAND, bOR, bXOR




[operation_signals] | [operation_output_signal]

Sum: load a write a Dif: load a, substract m write_a LS: ls write q RS: write_q rs AND: a and m & negate a, a and m & load a write a OR: a_or_m & negate_a, a_or_m & load_a write_a a_xor_m & negate_a, a_xor_m & load_a XOR: write a bAND: | select_and_gate write a bOR: select or gate write a bXOR: | select_xor_gate write_a


Multiplication




Division



LEFT RIGHT SHIFT REGISTER



RCA and COUNTER



Word Gates & Tree

