

Department of Electronic and Telecommunication Engineering

University of Moratuwa, Sri Lanka

EN4603 - Digital IC Design



Laboratory Experiment 3

Place & Route

Laboratory Report

Submitted by

Submitted by

C.S.Pallikkonda

180441C

R.M.A.S.Rathnayake

180534N

B.P.Thalagala

180631J

Submitted on

February 22, 2023

Contents

List of Figures	2
List of Tables	2
List of Abbreviations	2
1 Introduction	4
1.1 Practical	4
1.2 Place & Route	4
2 Using Innovus for Place and Route	6
Bibliography	17

Note:

All the materials related to the report can also be found at <https://github.com/bimalka98/Digital-IC-Design>

List of Figures

1	The general design flow for place & Route	5
2	Empty core in the design area of Innovus, when the design is loaded	6
3	Innovus log for reading the scanDesign Exchange Format (DEF) file	6
4	Innovus log for setting the design mode to 45nm process	6
5	Specified floorplan	7
6	Adding power rings	7
7	Adding horizontal power strips	8
8	Adding vertical power strips	8
9	Assigning the pins to the Input Output (IO) boundary	9
10	View of the floorplan after the pins are assigned	9
11	‘Run Full Placement’ with ‘Pre-Place Optimization’	10
12	Screenshot of the design without any nets	10
13	Screenshot of the design with the clock net	11
14	Gate count and the area report	11
15	Summary of the Pre-CTS setup time analysis	12
16	Horizontal power routes spanning across the core area	12
17	Screenshot of the design without any nets after Clock Tree Synthesis (CTS)	13
18	Screenshot of the design with the clock net after CTS	13
19	Innovus log of the scan reordering	14
20	Summary of the Post CTS timing analysis	14
21	NanoRoute configuration window to route the signal nets	15
22	Innovus log for placing filler cells	15
23	Design after the filler cell placement	16
24	Verification reports	16

List of Tables

List of Abbreviations

ASIC Application Specific Integrated Circuit

ATPG Automatic Test Pattern Generation

CTS Clock Tree Synthesis

DEF Design Exchange Format

DFT Design For Testability

GPDK Generic Process Design Kit

HDL Hardware Description Language

IC Integrated Circuit

IO Input Output

OCV On-Chip Variation

RTL Register-Transfer Level

RX Receiver

TCL Tool Command Language

TX Transmitter

UART Universal Asynchronous Receiver Transmitter

1 Introduction

1.1 Practical

In this practical, you will be using *Cadence Innovus* to place and route the design you synthesized in Laboratory Experiment 2. As inputs to Innovus, you will provide,

1. Source Verilog files
2. Technology libraries provided by the fabrication plant (here, 45 nm educational Generic Process Design Kit ([GPDK](#)) given by Cadence) : ([.lib](#), [.lef](#), [.tch](#))
 - Library Timing ([.lib](#)) files specify timing (cell delay, cell transition time, setup and hold time requirement) and power characteristics of standard cells. Slow and fast libraries characterize standard cells with maximum and minimum signal delays, which could occur from process variations.
 - Tch files are binary files that accurately characterize library elements, that include capacitance and resistance.
 - Library Exchange Format (LEF) specify design rules, metal capacitances, layer information...etc.
3. Multi Mode Multi Corner file ([.view](#))
4. Constraints file ([.sdc](#))
5. Scan [DEF](#) file ([.scandef](#))

and will obtain the GDSII file as output, which is an industry standard format for exchanging Integrated Circuit ([IC](#)) layout data. You will then analyze, compare, and comment on the placement, cell count, congestion etc. of the design at various stages of the place and route design flow.

1.2 Place & Route

Place & route is the final step in the IC design flow before fabrication. As the name implies, this step comprises of two main tasks – placement and routing.

In placement, the IC designer decides where to place all the elements of the design. In addition to placing cells, this step involves making initial decisions about the aspect ratio and utilization factors (core utilization / cell utilization).

Then, in the routing step, the designer makes the physical interconnects between the placed elements. This step comprises of three main stages: (1) Power Routing: routing of VDD and GND nets, (2) Clock Tree Synthesis: re-synthesizing of clock nets based on cell placement in order to balance clock skew throughout the design and minimize insertion delay, and (3) Signal Routing: routing of all other nets.

The general design flow for place & Route, which we will be following in this laboratory experiment, is shown in Figure 1.




Figure 1: The general design flow for place & Route

2 Using Innovus for Place and Route

This section demonstrates the steps carried out at the ‘Step 3’ in the Laboratory guide, with necessary illustrations.

- 1.) Import the Design: this step loads the design according to the netlist, technology libraries, labels for power nets and the timing analysis configurations. Once the design is loaded an empty core in the design area of Innovus can be observed as shown in the Figure 2, and it displays “In Memory” in the bottom right corner of Innovus.




Figure 2: Empty core in the design area of Innovus, when the design is loaded

- 2.) Read the scanDEF file: this file specifies the scan chains available in the design and to perform scan reordering later.

```
<CMD> defIn ../input/uart_top_2_scanDEF.scandef
Reading DEF file '../input/uart_top_2_scanDEF.scandef', current time is Thu Jan 19 11:55:00 2023 ...
--- CASESENSITIVE ON
--- DIVIDERCHAR '/'
DEF file '../input/uart_top_2_scanDEF.scandef' is parsed, current time is Thu Jan 19 11:55:00 2023.
```

Figure 3: Innovus log for reading the scanDEF file

- 3.) Set the design mode to 45nm process

```
<CMD> setDesignMode -process 45
Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
These values will be used by all post-route extraction engines, including IQuantus, IQuantus and Quantus QRC extraction.
Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
Updating process node dependent CCOpt properties for the 45nm process node.
```

Figure 4: Innovus log for setting the design mode to 45nm process

- 4.) Specify floorplan: Set the *Aspect Ratio* as 1.0 and *Core Utilization* as 0.4. Set core margins by core to IO boundary. Set a margin of 5 Microns to all sides from the core. This resulted in a floor plan shown in the Figure 5.




Figure 5: Specified floorplan

- 5.) Add power rings and power stripes: Metal 7 layer is used for horizontal power rings/stripes, while Metal 8 layer for vertical power rings/stripes.

a. Power rings




Figure 6: Adding power rings

b. Horizontal power strips




Figure 7: Adding horizontal power strips

c. Vertical power strips




Figure 8: Adding vertical power strips

- 6.) Pin Placement: assigns a set of pin to the IO boundary. By default the pins are set as *SIGNAL* pins. However, we should change this attribute for the clock pins *clk.a* and *clk.b* to *CLOCK*. Figure 10 illustrated the view of the floorplan after all the pins are assigned.




Figure 9: Assigning the pins to the IO boundary




Figure 10: View of the floorplan after the pins are assigned

- 7.) Standard cell placement: this step runs a full placement with pre-place optimization as shown in the dialog box of the Figure 11.




Figure 11: 'Run Full Placement' with 'Pre-Place Optimization'

- a. A screenshot of the design without any nets




Figure 12: Screenshot of the design without any nets

- b. A screenshot of the design with the clock net




Figure 13: Screenshot of the design with the clock net

8.) Report gate count and area

Gate area 1.0260 um ²			
Level 0 Module uart_top	Gates=	2300	Cells= 738 Area= 2359.8 um ²
Level 1 Module ins_uart_transceiver_A	Gates=1151	Cells=369	Area= 1181.3 um ²
Level 2 Module ins_uart_transceiver_A/ins_rx_wrapper	Gates=606	Cells=179	Area= 621.8 um ²
Level 2 Module ins_uart_transceiver_A/ins_tx_wrapper	Gates=545	Cells=190	Area= 559.5 um ²
Level 1 Module ins_uart_transceiver_B	Gates=1148	Cells=369	Area= 1178.5 um ²
Level 2 Module ins_uart_transceiver_B/ins_rx_wrapper	Gates=607	Cells=179	Area= 623.5 um ²
Level 2 Module ins_uart_transceiver_B/ins_tx_wrapper	Gates=541	Cells=190	Area= 555.1 um ²

Figure 14: Gate count and the area report

9.) Pre-CTS setup time analysis: according to the given constraints, there will be no violations at this stage. Summary of this is shown in the Figure 15. (**Pre-CTS** as the design stage, **Setup** as the analysis type)

timeDesign Summary				
Setup views included: view_slow				
Setup mode	all	reg2reg	default	
WNS (ns):	3.052	8.028	3.052	
TNS (ns):	0.000	0.000	0.000	
Violating Paths:	0	0	0	
All Paths:	514	324	352	
DRVs	Real		Total	
	Nr nets(terms)	Worst Vio	Nr nets(terms)	
max_cap	0 (0)	0.000	0 (0)	
max_tran	24 (68)	-1.057	24 (68)	
max_fanout	0 (0)	0	0 (0)	
max_length	0 (0)	0	0 (0)	
Density: 36.765%				
Routing Overflow: 0.00% H and 0.00% V				

Figure 15: Summary of the Pre-CTS setup time analysis

- 10.) Route power nets: observe the horizontal power routes spanning across the core area shown in the Figure 16.




Figure 16: Horizontal power routes spanning across the core area

- 11.) CTS using `cchopt.design` command: resynthesize the clock net and add buffers or change wire lengths of clock nets to balance clock skew throughout the design.

- a. A screenshot of the design without any nets after CTS




Figure 17: Screenshot of the design without any nets after CTS

b. A screenshot of the design with the clock net after CTS




Figure 18: Screenshot of the design with the clock net after CTS

12.) Scan reorder: performs clock tree aware scan chain reordering, which will contribute to reduce signal routing congestion in the design.

```

**WARN: (IMPSC-1750): scanReorder is running on autoFlow mode, it probably overwrite other user setting, see the detail in logv.
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0):
Successfully traced 2 scan chains (total 164 scan bits).
*** Scan Skip Mode Summary:
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0):
Successfully traced 2 scan chains (total 164 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
INFO: running scan reGrouping ...
Regrouping fail in 0 partitions (total 2 partitions).
Regrouping: total 2 chains and success 2 chains
INFO: finish scan reGrouping
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0):
Successfully traced 2 scan chains (total 164 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
INFO: Auto effort scan reorder.
*** Summary: Scan Reorder within scan chain
Total scan reorder time: cpu: 0:00:00.0 , real: 0:00:00.0
Successfully reordered 2 scan chains.
Initial total scan wire length: 2719.801 (floating: 2641.447)
Final total scan wire length: 1500.075 (floating: 1421.721)
Improvement: 1219.726 percent 44.85 (floating improvement: 1219.726 percent 46.18)
*** End of ScanReorder (cpu=0:00:00.0, real=0:00:00.0, mem=1360.7M) ***

```

Figure 19: Innovus log of the scan reordering

- 13.) Post CTS timing analysis: **Post-CTS** as the design stage, **Hold** as the analysis type. As shown in the Figure 20 there are no paths with timing violations.

timeDesign Summary				
Setup mode	all	reg2reg	default	
WNS (ns):	3.051	8.029	3.051	
TNS (ns):	0.000	0.000	0.000	
Violating Paths:	0	0	0	
All Paths:	514	324	352	

DRVs	Real		Total
	Nr nets(terms)	Worst Vio	Nr nets(terms)
max_cap	0 (0)	0.000	0 (0)
max_tran	24 (68)	-1.058	24 (68)
max_fanout	0 (0)	0	0 (0)
max_length	0 (0)	0	0 (0)

Density: 36.765%

Routing Overflow: 0.00% H and 0.00% V

Figure 20: Summary of the Post CTS timing analysis

- 14.) Signal Route; NanoRoute configuration window which is shown in the Figure 21 is used to route signal nets.




Figure 21: NanoRoute configuration window to route the signal nets

- 15.) Post-Route Timing analysis: we have fully placed and routed the functional design, we may now perform post route timing analysis to ensure that all timing constraints are still met. For post route timing analysis, before generating the timing reports, we should change the analysis type to On-Chip Variation (OCV).
- 16.) Place filler cells: ensures that there is *n-well* continuity and to avoid sagging of layers after fabrication, we need fill the empty spaces in the core area with filler cells. Figure 23 shows the design after the filler cell placement.

```
<CMD> addFiller -cell FILL8 FILL64 FILL4 FILL32 FILL2 FILL16 FILL1 -prefix FILLER -doDRC -fitGap
**WARN: (IMPSP-5217): addFiller command is running on a postRoute database.
It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO: Added 53 filler insts (cell FILL64 / prefix FILLER).
*INFO: Added 41 filler insts (cell FILL32 / prefix FILLER).
*INFO: Added 106 filler insts (cell FILL16 / prefix FILLER).
*INFO: Added 310 filler insts (cell FILL8 / prefix FILLER).
*INFO: Added 427 filler insts (cell FILL4 / prefix FILLER).
*INFO: Added 447 filler insts (cell FILL2 / prefix FILLER).
*INFO: Added 386 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 1770 filler insts added - prefix FILLER (CPU: 0:00:00.1).
For 1770 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
```

Figure 22: Innovus log for placing filler cells




Figure 23: Design after the filler cell placement

- 17.) Verification: before exporting the design verify that there are no geometry violations (cell overlaps, spacing, min area etc.) and no connectivity issues (open nets, unrouted nets) in the design. As it is shown in the Figure 24 there are no violations in the geometry or the connectivity.

<pre>##### # Generated by: Cadence Innovus 18.10-p002_1 # OS: Linux x86_64(Host ID aed) # Generated on: Thu Jan 19 12:59:57 2023 # Design: uart_top # Command: verifyGeometry ##### Begin Summary ... Cells : 0 SameNet : 0 Wiring : 0 Antenna : 0 Short : 0 Overlap : 0 End Summary No DRC violations were found (a) Geometry Verification</pre>	<pre>##### # Generated by: Cadence Innovus 18.10-p002_1 # OS: Linux x86_64(Host ID aed) # Generated on: Thu Jan 19 13:00:24 2023 # Design: uart_top # Command: verifyConnectivity -type all -report ../report/uart_top.conn.rpt -error 1000 -warning 50 ##### Verify Connectivity Report is created on Thu Jan 19 13:00:24 2023 Begin Summary Found no problems or warnings. End Summary (b) Connectivity Verification</pre>
--	---

Figure 24: Verification reports

- 18.) GDSII Export: After making sure that there are no timing violations and design rule violations in the design, the final step in the place and route process is to generate the data exchange file required by the foundries to fabricate the design.

Bibliography