Department of Electronic and Telecommunication Engineering University of Moratuwa, Sri Lanka

EN4603 - Digital IC Design



Laboratory Experiment 1 RTL Synthesis

Laboratory Report

Submitted by

Thalagala B.P. 180631J

Submitted on

January 9, 2023

Contents

Li	st of	Figures	1
Li	st of	Tables	1
Li	st of	Abbreviations	1
1	Inti 1.1 1.2	roduction Practical	2 2 2
2	Exe 2.1	System Clocks & Resets	3 4 4 4 4
		of Figures Overview of Register-Transfer Level (RTL) synthesis flow of Cadence Genus software[1]	5
L	ist o	of Tables	
	1	Properties of the system clocks. (time unit $= ns$)	4
L	ist o	of Abbreviations	
A	SIC	Application Specific Integrated Circuit	
G	PDK	K Generic Process Design Kit	
Н	DL I	Hardware Description Language	
R'	TL F	Register-Transfer Level	
\mathbf{T}^{0}	CL]	Fool Command Language	

Note:

All the materials related to the report can also be found at ht tps://github.com/b imal ka 98/D ig it al -IC-D es ig n

1 Introduction

1.1 Practical

In this practical, we will be using Cadence Genus - Ver. 18.10 to synthesize an example RTL design, a transceiver. As inputs to Genus, we will provide

- 1. Source Verilog files
- 2. Technology libraries provided by the fabrication plant (here, 45 nm educational Generic Process Design Kit (GPDK) given by Cadence): (.lib, .lef, .tch)
 - Library Timing (.lib) files specify timing (cell delay, cell transition time, setup and hold time requirement) and power characteristics of standard cells. Slow and fast libraries characterize standard cells with maximum and minimum signal delays, which could occur from process variations.
 - Tch files are binary files that accurately characterize library elements, that include capacitance and resistance.
 - Library Exchange Format (LEF) specify design rules, metal capacitances, layer information...etc.

3. Timing constraints

and will obtain the synthesized netlist (Verilog files) and further timing constrains (.sdc) as output. We will then analyze the area, timing and power of the synthesized design.

1.2 RTL Synthesis

In the context of digital hardware design, RTL synthesis is the process of converting an RTL description of a digital circuit into an optimized gate-level design.

The RTL description of a digital circuit is written in a Hardware Description Language (HDL) such as Verilog or VHDL. It specifies the digital circuit in terms of the flow of digital signals between registers, and the logical operations that are performed on those signals as they are transferred between the registers.

During RTL synthesis, an RTL compiler reads the RTL description of the digital circuit and generates an optimized gate-level representation of the circuit. This gate-level representation is a description of the digital circuit in terms of gates and interconnections between them. Figure 1 illustrates an overview of an RTL synthesis flow.




Figure 1: Overview of RTL synthesis flow of Cadence Genus software[1].

2 Exercise

This section documents the observations made in step 4 and 5 of the practical guide, with screenshots and explanations.

Note: Genus is a Tool Command Language (TCL) based tool and therefore .tcl scripts can be created to execute a series of commands instead of typing each command individually. The entire interface of Genus is accessible through TCL, and true TCL syntax and semantics are supported.

2.1 System Clocks & Resets

2.1.1 System Clocks

The specifications related to the system clocks and other constraints are defined in the constraints.tcl script file, which can be executed once using the Genus software. The units of the clocks, and the other parameters related to timings are in nanoseconds (ns) scale, as defines in the Verilog source files by timescale 1ns/1ps.

The command create_clock[2] is used to define the clocks, and the necessary parameters related to them.

```
create_clock -name clk_a -period 10 [get_ports clk_a] -waveform {0 5}
create_clock -name clk_b -period 10 [get_ports clk_b] -waveform {0 5}
```

The clocks specified in the constraints file has the properties described in the Table 1. In addition to those properties, constraints related to the clock network uncertainty is also defined in the same file. In practical Application Specific Integrated Circuit (ASIC) design, ideal clock networks do not exist and clock signal arrival time may differ from cell to cell. In order to facilitate this, a parameter known as *clock uncertainty* is defined. It takes into account all the possible variations of the clock signal such as 1. *jitter*, which is caused by the physical properties of the clock source, and 2. *skew*, which is due to the routing length variations.

The set_clock_uncertainty[2] command is used to define the clock uncertainty as below.

```
set_clock_uncertainty 0.5 [all_clocks]
```

Table 1 Properties of the system clocks. (time unit = ns)

Name	Period	Rise Time	Fall Time	Clock Uncertainty
clk_a	10	0	5	0.5
clk_b	10	0	5	0.5

2.1.2 System Resets

Two system reset signals are defined in the top module uart_top.v Verilog source file, as reset_a and reset_b. Both resets are synchronous and active high.

```
always@(posedge clk) begin
   if (reset) begin
     some statements;
   end
end
```

2.1.3 Derived Clocks

A derived clock (a new clock signal) can be created from the clock waveform of a given pin in the design using the command create_generated_clock[2]. However, the given design for this lab does not in cooperate any derived clocks.

Bibliography

- [1] "Genus User Guide for Legacy UI," version 19.1, November 2019, published by *Cadence Design Systems, Inc.
- [2] "Genus Command Reference," version 19.1, November 2019, published by $Cadence\ Design\ Systems,\ Inc.$