



Control Store Summary							ALU (4 bits)				C Bus WRITE Enable										Memory Signals			Incrementation	B bus mux											
Memory address	Instruction	Microinstruction	Break down of microinstruction	Next address		Next address in binary	Jump	3	2	1	0	MAR	MDR	PC	MBRU	R1	R2	R3	R4	R5	R6	R7	R8	R9	Accumulator	FETCH	READ	WRITE	PC	Accumulator						
45	MOVACR7		R7←-AC		0	b00000000	0	1	0	0	0					0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	
46	MOVACR8		R8←-AC		0	b00000000	0	1	0	0	0					0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	
47	MOVACR9		R9←-AC		0	b00000000	0	1	0	0	0					0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	
48	MOVR1AC		AC←-R1		0	b00000000	0	0	1	1	1		0	0	0		0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	
49	MOVR2AC		AC←-R2		0	b00000000	0	0	1	1	1		0	0	0		0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	1
50	MOVR3AC		AC←-R3		0	b00000000	0	0	1	1	1		0	0	0		0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	1	0
51	MOVR4AC		AC←-R4		0	b00000000	0	0	1	1	1		0	0	0		0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	1	1
52	MOVR5AC		AC←-R5		0	b00000000	0	0	1	1	1		0	0	0		0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0
53	MOVR6AC		AC←-R6		0	b00000000	0	0	1	1	1		0	0	0		0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	1
54	MOVR7AC		AC←-R7		0	b00000000	0	0	1	1	1		0	0	0		0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	1	0
55	MOVR8AC		AC←-R8		0	b00000000	0	0	1	1	1		0	0	0		0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	1	1
56	MOVR9AC		AC←-R9		0	b00000000	0	0	1	1	1		0	0	0		0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	1	0	0
57	MOVACMAR		MAR←-AC		0	b00000000	0	1	0	0	0		1	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
58	MOVACMDR		MDR ← AC ; WRITE		0	b00000000	0	1	0	0	0		1	0	0		0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
59	ADDR1		AC←-AC+R1		0	b00000000	0	0	0	0	1		0	0	0		0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	0	0
60	ADDR2		AC←-AC+R2		0	b00000000	0	0	0	0	1		0	0	0		0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	0	1
61	ADDR4		AC←-AC+R4		0	b00000000	0	0	0	0	1		0	0	0		0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	1	1
62	ADDR5		AC←-AC+R5		0	b00000000	0	0	0	0	1		0	0	0		0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0
63	ADDR6		AC←-AC+R6		0	b00000000	0	0	0	0	1		0	0	0		0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	1
64	ADDR7		AC←-AC+R7		0	b00000000	0	0	0	0	1		0	0	0		0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	1	0
65	LSHIFT1		AC ← AC<<1		0	b00000000	0	0	0	1	0		0	0	0		0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
66	RSHIFT1		AC ← AC>>1		0	b00000000	0	0	0	1	1		0	0	0		0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
67	LSHIFT8		AC ← AC<<8		0	b00000000	0	0	1	0	0		0	0	0		0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
68	INCREMENTPC		PC←-PC+1		0	b00000000	0	0	0	0	0		0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
69	INCREMENTAC		AC←-AC+1		0	b00000000	0	0	0	0	0		0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
70	DECREMENTAC		AC←-AC-1		0	b00000000	0	0	1	0	1		0	0	0		0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
71	JUMP	JUMP1	AC←- MBRU	72	b01001000	0	0	1	1	1	0		0	0	0		0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	1	
72		JUMP2	PC←-AC	0	b000000000	1	1	0	0	0	0		0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	JMPZ	JUMPZ1		XXXXXXX	xxxxxxxx	1	0	0	0	0	0		0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
73		JMPZN1 (Z = 0)	NOOP		b000000000	0	0	0	0	0	0		0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
74		JMPZY1 (Z = 1)	AC ←- MBRU	75	b01001011	0	0	1	1	1	0		0	0	0		0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	1	
75		JMPZY2 (Z = 1)	PC←- AC	0	b000000000	1	1	0	0	0	0		0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	JMPNZ	JMPNZ1		XXXXXXX	xxxxxxxx	1	0	0	0	0	0		0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
76		JMPNZY1 (Z = 1)	NOOP	0	b000000000	0	0	0	0	0	0		0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
77		JMPNZN1 (Z = 0)	AC ←- MBRU	78	b010011110	0	0	1	1	1	0		0	0	0		0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1	1
78		JMPNZN2 (Z = 0)	PC←- AC	0	b000000000	1	1	0	0	0	0		0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0