# DigiMMIC Driver dmdriver-src-3.3.201019.986

Generated by Doxygen 1.8.14

# **Contents**

1	Intro	duction	1
	1.1	DigiMMIC driver	1
	1.2	High-level Interface	2
	1.3	Tasklists	4
	1.4	Built-in-self-tests (BISTs)	5
	1.5	Low-level Interface	6
	1.6	Hardware Abstraction Layer (HAL)	7
	1.7	Multi-DigiMMIC support	8
	1.8	Error handling	8
2	Drive	er Examples	9
3	Data	Structure Index	11
	3.1	Data Structures	11
4	File	Index	13
	4.1	File List	13

ii CONTENTS

5	Data	Structi	ire Documei	ntation	15
	5.1	adi_dm	_actual_ram	p_shape_t Struct Reference	15
		5.1.1	Detailed De	escription	16
		5.1.2	Field Docum	mentation	16
			5.1.2.1 a	fe_freq_Mhz	16
			5.1.2.2 a	fe_start_off_time_us	16
			5.1.2.3 d	elay0_time_us	16
			5.1.2.4 d	elay1_time_us	17
			5.1.2.5 d	elay2_time_us	17
			5.1.2.6 fil	lter_valid_delay_time_us	17
			5.1.2.7 p	ga_shunt_en	17
			5.1.2.8 p	ga_shunt_start_del_us	17
			5.1.2.9 p	ga_shunt_stop_del_us	17
			5.1.2.10 ra	amp_bw_Mhz	18
			5.1.2.11 sa	ample_rate_Mhz	18
			5.1.2.12 sa	ample_start_time_us	18
			5.1.2.13 sa	ample_time_us	18
			5.1.2.14 sl	lope0_time_us	18
			5.1.2.15 sl	lope1_time_us	18
	5.2	adi_dm	_afe_setup_	t Struct Reference	19
		5.2.1	Detailed De	escription	19
		5.2.2	Field Docum	nentation	19
			5.2.2.1 a	dc_gain	19
			5.2.2.2 n	c_channels	20
	5.3	adi_dm	_builtin_mim	no_setup_t Struct Reference	20
		5.3.1	Detailed De	escription	20
		5.3.2	Field Docum	nentation	20
			5.3.2.1 m	nimo_seq_len	21
			5.3.2.2 m	nimo_seq_val	21
			5.3.2.3 ra	amp_config	21

CONTENTS

		5.3.2.4	ramp_profile	 21
5.4	adi_dn	n_burst_pi	profile_t Struct Reference	 21
	5.4.1	Detailed	Description	 22
	5.4.2	Field Do	ocumentation	 22
		5.4.2.1	num_ramps_in_seq	 22
		5.4.2.2	num_seq_in_burst	 22
		5.4.2.3	ramp_profile	 22
		5.4.2.4	tx_overlay	 22
		5.4.2.5	tx_overlay_len	 23
5.5	adi_dn	n_calc_rfp	oll_period_t Struct Reference	 23
	5.5.1	Detailed	B Description	 23
	5.5.2	Field Do	ocumentation	 23
		5.5.2.1	burst_profile	 23
		5.5.2.2	ramp_start_freq_hz	 24
5.6	adi_dn	n_dma_ra	amp_setup_t Struct Reference	 24
	5.6.1	Detailed	Description	 24
	5.6.2	Field Do	ocumentation	 24
		5.6.2.1	bpid	 24
		5.6.2.2	ramp_config	 25
5.7	adi_dn	n_lvds_se	etup_t Struct Reference	 25
	5.7.1	Detailed	Description	 26
	5.7.2	Field Do	ocumentation	 26
		5.7.2.1	crc32_en	 26
		5.7.2.2	dataid0	 26
		5.7.2.3	dataid1	 27
		5.7.2.4	dataid2	 27
		5.7.2.5	dataid3	 27
		5.7.2.6	dual_fs_mode	 27
		5.7.2.7	filter_output_bitwidth	 27
		5.7.2.8	fs_active_low	 27

iv CONTENTS

		5.7.2.9	id_wc_en	. 28
		5.7.2.10	ls_bit_first	. 28
		5.7.2.11	ls_byte_first	. 28
		5.7.2.12	lvds_clk	. 28
		5.7.2.13	payload_dis	. 28
		5.7.2.14	status_en	. 28
		5.7.2.15	streaming_mode_1	. 29
		5.7.2.16	userval0	. 29
		5.7.2.17	userval1	. 29
		5.7.2.18	userval2	. 29
		5.7.2.19	userval3	. 29
5.8	adi_dn	n_mask_fa	aults_t Struct Reference	. 29
	5.8.1	Detailed	Description	. 30
	5.8.2	Field Doo	cumentation	. 30
		5.8.2.1	fault_status1_mask	. 30
		5.8.2.2	fault_status2_mask	. 30
		5.8.2.3	sw_fault0_mask	. 31
		5.8.2.4	sw_fault1_mask	. 31
		5.8.2.5	sw_fault2_mask	. 31
		5.8.2.6	sw_fault3_mask	. 31
5.9	adi_dn	n_mipi_set	tup_t Struct Reference	. 31
	5.9.1	Detailed	Description	. 32
	5.9.2	Field Doo	cumentation	. 32
		5.9.2.1	byte_interleaving	. 32
		5.9.2.2	crc32_en	. 33
		5.9.2.3	filter_output_bitwidth	. 33
		5.9.2.4	ls_byte_first	. 33
		5.9.2.5	mipi_clk	. 33
		5.9.2.6	ref_freq_hz	. 33
		5.9.2.7	status_en	. 33

CONTENTS

	5.9.2.8	userval0	34
	5.9.2.9	userval1	34
	5.9.2.10	userval2	34
	5.9.2.11	userval3	34
5.10 adi_dm_	_periodic_o	calibration_t Struct Reference	34
5.10.1	Detailed D	Description	35
5.10.2	Field Docu	umentation	35
	5.10.2.1	run_checks	35
	5.10.2.2	run_power_checks	35
	5.10.2.3	run_rfpll_period_chk	36
5.11 adi_dm_	_power_de	etector_meas_task_t Struct Reference	36
5.11.1	Detailed D	Description	36
5.11.2	Field Docu	umentation	36
	5.11.2.1	tx0_inactive_when_all_inactive	37
5.12 adi_dm_	_power_up	o_t Struct Reference	37
5.12.1	Detailed D	Description	38
5.12.2	Field Docu	umentation	38
	5.12.2.1	clkoutctrl	38
	5.12.2.2	enable_clkhost	38
	5.12.2.3	firmware_constants_image	38
	5.12.2.4	firmware_constants_sz	38
	5.12.2.5	firmware_image	39
	5.12.2.6	firmware_sz	39
	5.12.2.7	is_lo_right	39
	5.12.2.8	is_standalone_master	39
	5.12.2.9	is_standalone_slave	39
	5.12.2.10	power_part_only	39
	5.12.2.11	timing_comp_setting	40
5.13 adi_dm_	_ramp_cor	nfig_t Struct Reference	40
5.13.1	Detailed D	Description	41

vi CONTENTS

5.	.13.2	Field Doo	umentation				 	 	 	 	 	41
		5.13.2.1	filter_decim	_ratio			 	 	 	 	 	41
		5.13.2.2	filter_valid_	delay			 	 	 	 	 	41
		5.13.2.3	ramp_coun	t			 	 	 	 	 	41
		5.13.2.4	vga_gain_s	teps			 	 	 	 	 	41
5.14 ad	di_dm	_ramp_pr	ofile_t Struct	Refere	ence		 	 	 	 	 	42
5.	.14.1	Detailed	Description				 	 	 	 	 	43
5.	.14.2	Field Doo	umentation				 	 	 	 	 	43
		5.14.2.1	pa0_phase				 	 	 	 	 	43
		5.14.2.2	pa0_phase	_dev			 	 	 	 	 	43
		5.14.2.3	pa1_phase				 	 	 	 	 	43
		5.14.2.4	pa1_phase	_dev			 	 	 	 	 	43
		5.14.2.5	pa2_phase				 	 	 	 	 	43
		5.14.2.6	pa2_phase	_dev			 	 	 	 	 	44
		5.14.2.7	phase_step	)			 	 	 	 	 	44
		5.14.2.8	ramp_stat_	bit_0			 	 	 	 	 	44
		5.14.2.9	ramp_stat_	bit_1			 	 	 	 	 	44
		5.14.2.10	ramp_stat_	bit_2			 	 	 	 	 	44
		5.14.2.11	tx_pattern				 	 	 	 	 	44
5.15 ad	di_dm	_ramp_sh	ape_t Struct	Refere	ence		 	 	 	 	 	45
5.	.15.1	Detailed	Description				 	 	 	 	 	45
5.	.15.2	Field Doo	umentation				 	 	 	 	 	46
		5.15.2.1	decim_ratio	)			 	 	 	 	 	46
		5.15.2.2	delay0_time	e_us			 	 	 	 	 	46
		5.15.2.3	delay1_time	e_us			 	 	 	 	 	46
		5.15.2.4	delay2_time	e_us			 	 	 	 	 	46
		5.15.2.5	filter_valid_	delay			 	 	 	 	 	46
		5.15.2.6	num_samp	les .			 	 	 	 	 	47
		5.15.2.7	pga_shunt_	_en .			 	 	 	 	 	47
		5.15.2.8	pga_shunt_	_start_	del_u	S	 	 	 	 	 	47

CONTENTS vii

	5.15.2.9 pga_shunt_stop_del_us	47
	5.15.2.10 ramp_bw_Mhz	47
	5.15.2.11 ramp_count	47
	5.15.2.12 ref_freq_hz	48
	5.15.2.13 sample_start_time_us	48
	5.15.2.14 slope0_time_us	48
	5.15.2.15 slope1_time_us	48
5.16 adi_dm	_rfpll_reconfig_t Struct Reference	48
5.16.1	Detailed Description	49
5.17 adi_dm	_tasklist_pool_setup_t Struct Reference	49
5.17.1	Detailed Description	49
5.17.2	Field Documentation	50
	5.17.2.1 tasklist_length	50
	5.17.2.2 tasklists	50
5.18 adi_dm	_temperature_t Struct Reference	50
5.18.1	Detailed Description	51
5.18.2	Field Documentation	51
	5.18.2.1 lochain_temp_c	51
	5.18.2.2 rx_temp_c	51
5.19 adi_dm	_tx_overlay_t Struct Reference	51
5.19.1	Detailed Description	52
5.19.2	Field Documentation	52
	5.19.2.1 pa0_phase	52
	5.19.2.2 pa1_phase	52
	5.19.2.3 pa2_phase	53
	5.19.2.4 phase_step	53
	5.19.2.5 ramp_stat_bit_0	53
	5.19.2.6 ramp_stat_bit_1	53
	5.19.2.7 ramp_stat_bit_2	53
	5.19.2.8 tx_pattern	53

viii CONTENTS

	5.20	adi_dr	n_tx_setup	_t Struct Reference	54
		5.20.1	Detailed	Description	54
		5.20.2	Field Doo	cumentation	54
			5.20.2.1	continuous_pa	54
			5.20.2.2	pa_gain_backoff_db	54
			5.20.2.3	tx_enable	55
	5.21	adi_dm	n_write_rfp	oll_period_t Struct Reference	55
		5.21.1	Detailed	Description	55
	5.22	adi_pm	nic_freq_co	onfig_t Struct Reference	55
		5.22.1	Detailed	Description	56
	5.23	adi_pm	nic_qa_ctrl	_t Struct Reference	56
		5.23.1	Detailed	Description	56
	5.24	adi_pm	nic_qa_sta	tus_t Struct Reference	57
		5.24.1	Detailed	Description	57
	5.25	adi_pm	nic_warn_f	ault_settings_t Struct Reference	57
		5.25.1	Detailed	Description	57
6	File	Docume	entation		59
	6.1				
		adar69	0x fw.h Fi	ile Reference	59
				Description	59 73
		6.1.1	Detailed	Description	59 73 74
			Detailed Macro De	Description	73 74
		6.1.1	Detailed Macro De	Description	73 74 74
		6.1.1	Detailed  Macro De  6.1.2.1  6.1.2.2	Description	73 74 74 74
		6.1.1	Detailed  Macro Detailed  6.1.2.1  6.1.2.2  6.1.2.3	Description  efinition Documentation  ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN0  ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN1  ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN2	73 74 74 74 74
		6.1.1	Detailed Macro Detailed 6.1.2.1 6.1.2.2 6.1.2.3 6.1.2.4	Description  efinition Documentation  ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN0  ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN1  ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN2  ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN2	73 74 74 74 74 74
		6.1.1	Detailed  Macro Detailed  6.1.2.1  6.1.2.2  6.1.2.3  6.1.2.4  6.1.2.5	Description  efinition Documentation  ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN0  ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN1  ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN2  ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN3  ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN3	73 74 74 74 74 74
		6.1.1	Detailed Macro Detailed 6.1.2.1 6.1.2.2 6.1.2.3 6.1.2.4 6.1.2.5 6.1.2.6	Description  efinition Documentation  ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN0  ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN1  ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN2  ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN3  ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN3  ADI_ADAR690x_CFG_BASE  ADI_ADAR690x_CFG_CASCADED	73 74 74 74 74 74 75
		6.1.1	Detailed Macro Detailed 6.1.2.1 6.1.2.2 6.1.2.3 6.1.2.4 6.1.2.5 6.1.2.6 6.1.2.7	Description  efinition Documentation  ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN0  ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN1  ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN2  ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN3  ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN3  ADI_ADAR690x_CFG_BASE  ADI_ADAR690x_CFG_CASCADED  ADI_ADAR690x_CFG_CASCADED	73 74 74 74 74 74 75 75
		6.1.1	Detailed Macro Detailed 6.1.2.1 6.1.2.2 6.1.2.3 6.1.2.4 6.1.2.5 6.1.2.6 6.1.2.7 6.1.2.8	Description  efinition Documentation  ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN0  ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN1  ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN2  ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN3  ADI_ADAR690x_CFG_BASE  ADI_ADAR690x_CFG_CASCADED  ADI_ADAR690x_CFG_CHANNEL_SEL_TEST_TONE  ADI_ADAR690x_CFG_CONFIG_BLOCK_CRC	73 74 74 74 74 74 75 75
		6.1.1	Detailed Macro Detailed 6.1.2.1 6.1.2.2 6.1.2.3 6.1.2.4 6.1.2.5 6.1.2.6 6.1.2.7 6.1.2.8 6.1.2.9	Description  efinition Documentation  ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN0  ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN1  ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN2  ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN3  ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN3  ADI_ADAR690x_CFG_BASE  ADI_ADAR690x_CFG_CASCADED  ADI_ADAR690x_CFG_CASCADED	73 74 74 74 74 74 75 75

CONTENTS

6.1.2.11	ADI_ADAR690x_CFG_CRC_GROUP_SELECT	75
6.1.2.12	ADI_ADAR690x_CFG_CRC_SIGNATURE_SELECT	76
6.1.2.13	ADI_ADAR690x_CFG_CRC_USER_AREA_ADDR	76
6.1.2.14	ADI_ADAR690x_CFG_CRC_USER_AREA_COUNT	76
6.1.2.15	ADI_ADAR690x_CFG_DMA_OFFSETS_SEL	76
6.1.2.16	ADI_ADAR690x_CFG_HPF_FC_RX_CHAN0	76
6.1.2.17	ADI_ADAR690x_CFG_HPF_FC_RX_CHAN1	76
6.1.2.18	ADI_ADAR690x_CFG_HPF_FC_RX_CHAN2	77
6.1.2.19	ADI_ADAR690x_CFG_HPF_FC_RX_CHAN3	77
6.1.2.20	ADI_ADAR690x_CFG_HPF_GAIN_RX_CHAN0	77
6.1.2.21	ADI_ADAR690x_CFG_HPF_GAIN_RX_CHAN1	77
6.1.2.22	ADI_ADAR690x_CFG_HPF_GAIN_RX_CHAN2	77
6.1.2.23	ADI_ADAR690x_CFG_HPF_GAIN_RX_CHAN3	77
6.1.2.24	ADI_ADAR690x_CFG_LOCHAIN_MST_SLV_SYNC	78
6.1.2.25	ADI_ADAR690x_CFG_MEAS_REL_GAIN_MISMATCH_0	78
6.1.2.26	ADI_ADAR690x_CFG_MEAS_REL_GAIN_MISMATCH_1	78
6.1.2.27	ADI_ADAR690x_CFG_MEAS_REL_GAIN_MISMATCH_2	78
6.1.2.28	ADI_ADAR690x_CFG_MEAS_REL_GAIN_MISMATCH_3	78
6.1.2.29	ADI_ADAR690x_CFG_MEAS_REL_GAIN_MISMATCH_4	78
6.1.2.30	ADI_ADAR690x_CFG_MEAS_REL_GAIN_MISMATCH_5	79
6.1.2.31	ADI_ADAR690x_CFG_OP_PWR_TX0	79
6.1.2.32	ADI_ADAR690x_CFG_OP_PWR_TX1	79
6.1.2.33	ADI_ADAR690x_CFG_OP_PWR_TX2	79
6.1.2.34	ADI_ADAR690x_CFG_PAT_SEL_TEST_TONE	79
6.1.2.35	ADI_ADAR690x_CFG_PGA_GAIN_RX_CHAN0	79
6.1.2.36	ADI_ADAR690x_CFG_PGA_GAIN_RX_CHAN1	80
6.1.2.37	ADI_ADAR690x_CFG_PGA_GAIN_RX_CHAN2	80
6.1.2.38	ADI_ADAR690x_CFG_PGA_GAIN_RX_CHAN3	80
6.1.2.39	ADI_ADAR690x_CFG_POWER_DOWN_AUTO_US	80
6.1.2.40	ADI_ADAR690x_CFG_POWER_MANAGE	80

CONTENTS

6.1.2.41	ADI_ADAR690x_CFG_PWR_DET_MEAS	80
6.1.2.42	ADI_ADAR690x_CFG_PWR_SUP_CHK	81
6.1.2.43	ADI_ADAR690x_CFG_PWR_TX0	81
6.1.2.44	ADI_ADAR690x_CFG_PWR_TX1	81
6.1.2.45	ADI_ADAR690x_CFG_PWR_TX2	81
6.1.2.46	ADI_ADAR690x_CFG_PWRDN_INTERRUPT	81
6.1.2.47	ADI_ADAR690x_CFG_RAMP_BW_MHZ	81
6.1.2.48	ADI_ADAR690x_CFG_RAMP_START_FREQ_HZ	82
6.1.2.49	ADI_ADAR690x_CFG_REF_FREQ_HZ	82
6.1.2.50	ADI_ADAR690x_CFG_RFPLL_LOOP_BW_HZ	82
6.1.2.51	ADI_ADAR690x_CFG_RFPLL_PERIOD_HIGH_LIM	82
6.1.2.52	ADI_ADAR690x_CFG_RFPLL_PERIOD_LOW_LIM	82
6.1.2.53	ADI_ADAR690x_CFG_RX_CHAIN_CHK	82
6.1.2.54	ADI_ADAR690x_CFG_SPI_CMD	83
6.1.2.55	ADI_ADAR690x_CFG_SYS_CAL_ENABLE	83
6.1.2.56	ADI_ADAR690x_CFG_TIMING_COMP_EN	83
6.1.2.57	ADI_ADAR690x_CFG_TX_LOAD_T0_TX0	83
6.1.2.58	ADI_ADAR690x_CFG_TX_LOAD_T0_TX1	83
6.1.2.59	ADI_ADAR690x_CFG_TX_LOAD_T0_TX2	83
6.1.2.60	ADI_ADAR690x_CFG_VDDIO_MAX_VOLT	84
6.1.2.61	ADI_ADAR690x_CFG_VDDIO_MIN_VOLT	84
6.1.2.62	ADI_ADAR690x_DMA_AREA_BASE	84
6.1.2.63	ADI_ADAR690x_DMA_AREA_SIZE	84
6.1.2.64	ADI_ADAR690x_DMA_BASE_POINTER	84
6.1.2.65	ADI_ADAR690x_FW_ADC_PHASE_CAL	84
6.1.2.66	ADI_ADAR690x_FW_ADCPLL_ALIGN	85
6.1.2.67	ADI_ADAR690x_FW_ADCPLL_CHK	85
6.1.2.68	ADI_ADAR690x_FW_ADCPLL_INIT	85
6.1.2.69	ADI_ADAR690x_FW_ADCPLL_MUX_OUT	85
6.1.2.70	ADI_ADAR690x_FW_AUXADC_DIAG_CHK	85

CONTENTS xi

6.1.2.71	ADI_ADAR690x_FW_BOOTPARSE	85
6.1.2.72	ADI_ADAR690x_FW_CAL_READ	86
6.1.2.73	ADI_ADAR690x_FW_CHIP_INIT	86
6.1.2.74	ADI_ADAR690x_FW_CRC_CALC_CHK	86
6.1.2.75	ADI_ADAR690x_FW_CRC_CHK	86
6.1.2.76	ADI_ADAR690x_FW_EXT_TRIG_DIS	86
6.1.2.77	ADI_ADAR690x_FW_EXT_TRIG_EN	86
6.1.2.78	ADI_ADAR690x_FW_FLASH_ADC_CAL	87
6.1.2.79	ADI_ADAR690x_FW_HPF_CAL	87
6.1.2.80	ADI_ADAR690x_FW_HPF_CAL_SINGLE_CHAN	87
6.1.2.81	ADI_ADAR690x_FW_LOCHAIN_CAL	87
6.1.2.82	ADI_ADAR690x_FW_MEAS_PWR_DET	87
6.1.2.83	ADI_ADAR690x_FW_MEAS_PWR_DET_CLR	87
6.1.2.84	ADI_ADAR690x_FW_MEAS_PWR_DET_OFF	88
6.1.2.85	ADI_ADAR690x_FW_PGA_CAL	88
6.1.2.86	ADI_ADAR690x_FW_POWER_MANAGE	88
6.1.2.87	ADI_ADAR690x_FW_PWR_DET_FAULT_CHK	88
6.1.2.88	ADI_ADAR690x_FW_PWR_SUP_CHK	88
6.1.2.89	ADI_ADAR690x_FW_RAMP_TRIG	88
6.1.2.90	ADI_ADAR690x_FW_RFPLL_BOW_CAL	89
6.1.2.91	ADI_ADAR690x_FW_RFPLL_CHK	89
6.1.2.92	ADI_ADAR690x_FW_RFPLL_INIT	89
6.1.2.93	ADI_ADAR690x_FW_RFPLL_LOCK	89
6.1.2.94	ADI_ADAR690x_FW_RFPLL_MUX_OUT	89
6.1.2.95	ADI_ADAR690x_FW_RFPLL_PERIOD_CHK	89
6.1.2.96	ADI_ADAR690x_FW_RFPLL_RAMP_SETUP	90
6.1.2.97	ADI_ADAR690x_FW_RMW	90
6.1.2.98	ADI_ADAR690x_FW_RX_BASEBAND_CHK	90
6.1.2.99	ADI_ADAR690x_FW_RX_BASEBAND_LATENT_CHK	90
6.1.2.100	ADI_ADAR690x_FW_RX_CHAIN_CHK	90

xii CONTENTS

6.1.2.101 ADI_ADAR690x_FW_RX_FILTER_CHK	90
6.1.2.102 ADI_ADAR690x_FW_RX_OVERFLOW_CHK	91
6.1.2.103 ADI_ADAR690x_FW_RXGAIN_CAL	91
6.1.2.104 ADI_ADAR690x_FW_TEMP_MEASURE	91
6.1.2.105 ADI_ADAR690x_FW_TX_ISOL_CHK	91
6.1.2.106 ADI_ADAR690x_FW_TX_LOAD_CHK	91
6.1.2.107 ADI_ADAR690x_FW_TX_PWR_CHK	91
6.1.2.108 ADI_ADAR690x_FW_TXPA_ADJ	92
6.1.2.109 ADI_ADAR690x_FW_TXPA_CAL	92
6.1.2.110 ADI_ADAR690x_MAX_ADC_GAIN_RX_CHAN0	92
6.1.2.111 ADI_ADAR690x_MAX_ADC_GAIN_RX_CHAN1	92
6.1.2.112 ADI_ADAR690x_MAX_ADC_GAIN_RX_CHAN2	92
6.1.2.113 ADI_ADAR690x_MAX_ADC_GAIN_RX_CHAN3	92
6.1.2.114 ADI_ADAR690x_MAX_CASCADED	93
6.1.2.115 ADI_ADAR690x_MAX_CHANNEL_SEL_TEST_TONE	93
6.1.2.116 ADI_ADAR690x_MAX_DMA_OFFSETS_SEL	93
6.1.2.117 ADI_ADAR690x_MAX_HPF_FC_RX_CHAN0	93
6.1.2.118 ADI_ADAR690x_MAX_HPF_FC_RX_CHAN1	93
6.1.2.119 ADI_ADAR690x_MAX_HPF_FC_RX_CHAN2	93
6.1.2.120 ADI_ADAR690x_MAX_HPF_FC_RX_CHAN3	94
6.1.2.121 ADI_ADAR690x_MAX_HPF_GAIN_RX_CHAN0	94
6.1.2.122 ADI_ADAR690x_MAX_HPF_GAIN_RX_CHAN1	94
6.1.2.123 ADI_ADAR690x_MAX_HPF_GAIN_RX_CHAN2	94
6.1.2.124 ADI_ADAR690x_MAX_HPF_GAIN_RX_CHAN3	94
6.1.2.125 ADI_ADAR690x_MAX_PAT_SEL_TEST_TONE	94
6.1.2.126 ADI_ADAR690x_MAX_PGA_GAIN_RX_CHAN0	95
6.1.2.127 ADI_ADAR690x_MAX_PGA_GAIN_RX_CHAN1	95
6.1.2.128 ADI_ADAR690x_MAX_PGA_GAIN_RX_CHAN2	95
6.1.2.129 ADI_ADAR690x_MAX_PGA_GAIN_RX_CHAN3	95
6.1.2.130 ADI_ADAR690x_MAX_POWER_DOWN_AUTO_US	95

CONTENTS xiii

6.1.2.131 ADI_ADAR690x_MAX_PWR_TX0		95
6.1.2.132 ADI_ADAR690x_MAX_PWR_TX1	į	96
6.1.2.133 ADI_ADAR690x_MAX_PWR_TX2		96
6.1.2.134 ADI_ADAR690x_MAX_RAMP_BW_MHZ	·	96
6.1.2.135 ADI_ADAR690x_MAX_RAMP_START_FREQ_HZ		96
6.1.2.136 ADI_ADAR690x_MAX_REF_FREQ_HZ		96
6.1.2.137 ADI_ADAR690x_MAX_RFPLL_LOOP_BW_HZ		96
6.1.2.138 ADI_ADAR690x_MAX_SYS_CAL_ENABLE	ı	97
6.1.2.139 ADI_ADAR690x_MAX_TIMING_COMP_EN		97
6.1.2.140 ADI_ADAR690x_MIN_ADC_GAIN_RX_CHAN0		97
6.1.2.141 ADI_ADAR690x_MIN_ADC_GAIN_RX_CHAN1		97
6.1.2.142 ADI_ADAR690x_MIN_ADC_GAIN_RX_CHAN2		97
6.1.2.143 ADI_ADAR690x_MIN_ADC_GAIN_RX_CHAN3		97
6.1.2.144 ADI_ADAR690x_MIN_CASCADED		98
6.1.2.145 ADI_ADAR690x_MIN_CHANNEL_SEL_TEST_TONE		98
6.1.2.146 ADI_ADAR690x_MIN_DMA_OFFSETS_SEL		98
6.1.2.147 ADI_ADAR690x_MIN_HPF_FC_RX_CHAN0		98
6.1.2.148 ADI_ADAR690x_MIN_HPF_FC_RX_CHAN1		98
6.1.2.149 ADI_ADAR690x_MIN_HPF_FC_RX_CHAN2		98
6.1.2.150 ADI_ADAR690x_MIN_HPF_FC_RX_CHAN3		99
6.1.2.151 ADI_ADAR690x_MIN_HPF_GAIN_RX_CHAN0		99
6.1.2.152 ADI_ADAR690x_MIN_HPF_GAIN_RX_CHAN1		99
6.1.2.153 ADI_ADAR690x_MIN_HPF_GAIN_RX_CHAN2		99
6.1.2.154 ADI_ADAR690x_MIN_HPF_GAIN_RX_CHAN3		99
6.1.2.155 ADI_ADAR690x_MIN_PAT_SEL_TEST_TONE		99
6.1.2.156 ADI_ADAR690x_MIN_PGA_GAIN_RX_CHAN0		100
6.1.2.157 ADI_ADAR690x_MIN_PGA_GAIN_RX_CHAN1		100
6.1.2.158 ADI_ADAR690x_MIN_PGA_GAIN_RX_CHAN2		100
6.1.2.159 ADI_ADAR690x_MIN_PGA_GAIN_RX_CHAN3		100
6.1.2.160 ADI_ADAR690x_MIN_POWER_DOWN_AUTO_US		100

xiv CONTENTS

6.1.2.161 ADI_ADAR690x_MIN_PWR_TX0
6.1.2.162 ADI_ADAR690x_MIN_PWR_TX1
6.1.2.163 ADI_ADAR690x_MIN_PWR_TX2
6.1.2.164 ADI_ADAR690x_MIN_RAMP_BW_MHZ
6.1.2.165 ADI_ADAR690x_MIN_RAMP_START_FREQ_HZ
6.1.2.166 ADI_ADAR690x_MIN_REF_FREQ_HZ
6.1.2.167 ADI_ADAR690x_MIN_RFPLL_LOOP_BW_HZ
6.1.2.168 ADI_ADAR690x_MIN_SYS_CAL_ENABLE
6.1.2.169 ADI_ADAR690x_MIN_TIMING_COMP_EN
6.1.2.170 ADI_ADAR690x_OFF_FW_DCCM_LOAD_ADDR
6.1.2.171 ADI_ADAR690x_OFF_FW_ICCM_LOAD_ADDR
6.1.2.172 ADI_ADAR690x_OFF_FW_VERSION
6.1.2.173 ADI_ADAR690x_STS_ADCPLL_FREQ_HZ
6.1.2.174 ADI_ADAR690x_STS_AVDD_09P_PWR_SUP_VOLT
6.1.2.175 ADI_ADAR690x_STS_AVDD_1P8_PWR_SUP_VOLT
6.1.2.176 ADI_ADAR690x_STS_BASE
6.1.2.177 ADI_ADAR690x_STS_COMPUTED_CRC_GROUP0
6.1.2.178 ADI_ADAR690x_STS_COMPUTED_CRC_GROUP1
6.1.2.179 ADI_ADAR690x_STS_COMPUTED_CRC_GROUP10
6.1.2.180 ADI_ADAR690x_STS_COMPUTED_CRC_GROUP11
6.1.2.181 ADI_ADAR690x_STS_COMPUTED_CRC_GROUP12
6.1.2.182 ADI_ADAR690x_STS_COMPUTED_CRC_GROUP13
6.1.2.183 ADI_ADAR690x_STS_COMPUTED_CRC_GROUP14
6.1.2.184 ADI_ADAR690x_STS_COMPUTED_CRC_GROUP15
6.1.2.185 ADI_ADAR690x_STS_COMPUTED_CRC_GROUP16
6.1.2.186 ADI_ADAR690x_STS_COMPUTED_CRC_GROUP2
6.1.2.187 ADI_ADAR690x_STS_COMPUTED_CRC_GROUP3
6.1.2.188 ADI_ADAR690x_STS_COMPUTED_CRC_GROUP4
6.1.2.189 ADI_ADAR690x_STS_COMPUTED_CRC_GROUP5
6.1.2.190 ADI_ADAR690x_STS_COMPUTED_CRC_GROUP6

CONTENTS xv

6.1.2.191 ADI_ADAR690x_STS_COMPUTED_CRC_GROUP7	105
6.1.2.192 ADI_ADAR690x_STS_COMPUTED_CRC_GROUP8	106
6.1.2.193 ADI_ADAR690x_STS_COMPUTED_CRC_GROUP9	106
6.1.2.194 ADI_ADAR690x_STS_CRC_FAIL	106
6.1.2.195 ADI_ADAR690x_STS_CRC_PASS	106
6.1.2.196 ADI_ADAR690x_STS_DMA_OFFSETS_LUT	106
6.1.2.197 ADI_ADAR690x_STS_DVDD_09P_PWR_SUP_VOLT	106
6.1.2.198 ADI_ADAR690x_STS_LOCHAIN_TEMP	107
6.1.2.199 ADI_ADAR690x_STS_OP_PWR_TX0	107
6.1.2.200 ADI_ADAR690x_STS_OP_PWR_TX1	107
6.1.2.201 ADI_ADAR690x_STS_OP_PWR_TX2	107
6.1.2.202 ADI_ADAR690x_STS_RFPLL_FREQ_HZ	107
6.1.2.203 ADI_ADAR690x_STS_RX0_TEMP	107
6.1.2.204 ADI_ADAR690x_STS_RX1_TEMP	108
6.1.2.205 ADI_ADAR690x_STS_RX2_TEMP	108
6.1.2.206 ADI_ADAR690x_STS_RX3_TEMP	108
6.1.2.207 ADI_ADAR690x_STS_RX_SIGCHAIN_MISMATCH_0	108
6.1.2.208 ADI_ADAR690x_STS_RX_SIGCHAIN_MISMATCH_1	108
6.1.2.209 ADI_ADAR690x_STS_RX_SIGCHAIN_MISMATCH_2	108
6.1.2.210 ADI_ADAR690x_STS_RX_SIGCHAIN_MISMATCH_3	109
6.1.2.211 ADI_ADAR690x_STS_RX_SIGCHAIN_MISMATCH_4	109
6.1.2.212 ADI_ADAR690x_STS_RX_SIGCHAIN_MISMATCH_5	109
6.1.2.213 ADI_ADAR690x_STS_TX0_TEMP	109
6.1.2.214 ADI_ADAR690x_STS_TX1_TEMP	109
6.1.2.215 ADI_ADAR690x_STS_TX2_TEMP	109
6.1.2.216 ADI_ADAR690x_STS_TX_LOAD_T0_TX0	110
6.1.2.217 ADI_ADAR690x_STS_TX_LOAD_T0_TX1	110
6.1.2.218 ADI_ADAR690x_STS_TX_LOAD_T0_TX2	110
6.1.2.219 ADI_ADAR690x_STS_VDD_DCO_PWR_SUP_VOLT	110
6.1.2.220 ADI_ADAR690x_STS_VDDIO_1P8_PWR_SUP_VOLT	110

xvi CONTENTS

	6.1.2.221	ADI_ADAR690x_STS_VDDIO_PWR_SUP_VOLT	10
adi_dn	ndriver.h Fi	ile Reference	11
6.2.1	Detailed	Description	18
6.2.2	Macro De	efinition Documentation	18
	6.2.2.1	ADI_DM_1_MIPI_LANE	18
	6.2.2.2	ADI_DM_2_MIPI_LANES	18
	6.2.2.3	ADI_DM_4_MIPI_LANES	18
	6.2.2.4	ADI_DM_ADCCLK_DIV_1_5 1	18
	6.2.2.5	ADI_DM_ADCCLK_DIV_2	19
	6.2.2.6	ADI_DM_ADCCLK_DIV_3	19
	6.2.2.7	ADI_DM_ADCCLK_DIV_4	19
	6.2.2.8	ADI_DM_ADCCLK_DIV_6	19
	6.2.2.9	ADI_DM_ADCCLK_DIV_8	20
	6.2.2.10	ADI_DM_MIPI_CLK_1000MHZ	20
	6.2.2.11	ADI_DM_MIPI_CLK_1200MHZ	20
	6.2.2.12	ADI_DM_MIPI_CLK_650MHZ	20
	6.2.2.13	ADI_DM_MIPI_CLK_800MHZ	20
	6.2.2.14	ADI_DM_MIPI_CLK_80MHZ 12	20
	6.2.2.15	ADI_DM_MIPI_CLK_NUM	21
	6.2.2.16	ADI_DM_OUTPUT_BITWIDTH_12	21
	6.2.2.17	ADI_DM_OUTPUT_BITWIDTH_14	21
	6.2.2.18	ADI_DM_OUTPUT_BITWIDTH_16	21
	6.2.2.19	ADI_DM_RAW12	21
	6.2.2.20	ADI_DM_RAW14	22
	6.2.2.21	ADI_DM_RAW6	22
	6.2.2.22	ADI_DM_RAW7	22
	6.2.2.23	ADI_DM_RAW8	22
	6.2.2.24	ADI_DM_REF_CLK_DIV	22
	6.2.2.25	ADI_DM_REF_CLK_DIV_2	23
	6.2.2.26	ADI_DM_REF_CLK_DIV_4	23
	6.2.1	adi_dmdriver.h Fi 6.2.1 Detailed 6.2.2 Macro Detailed 6.2.2.1 6.2.2.2 6.2.2.3 6.2.2.4 6.2.2.5 6.2.2.6 6.2.2.7 6.2.2.8 6.2.2.9 6.2.2.10 6.2.2.11 6.2.2.12 6.2.2.13 6.2.2.14 6.2.2.15 6.2.2.15 6.2.2.16 6.2.2.17 6.2.2.18 6.2.2.17 6.2.2.18 6.2.2.19 6.2.2.20 6.2.2.21 6.2.2.22 6.2.2.23 6.2.2.24 6.2.2.25	6.2.2 Macro Definition Documentation

CONTENTS xvii

	6.2.2.27	ADI_DM_RGB444	123
	6.2.2.28	ADI_DM_RGB555	123
	6.2.2.29	ADI_DM_RGB565	123
	6.2.2.30	ADI_DM_SYSCAL_RX_SIZE	124
	6.2.2.31	ADI_DM_SYSCAL_TX_SIZE	124
	6.2.2.32	ADI_DM_TIMING_COMP_DISABLED	124
	6.2.2.33	ADI_DM_TIMING_COMP_GPIO7_GPIO9	124
	6.2.2.34	ADI_DM_TIMING_COMP_GPIO7_ONLY	125
	6.2.2.35	ADI_DM_TIMING_COMP_GPIO9_ONLY	125
	6.2.2.36	ADI_DM_YUV422_8B	125
6.2.3	Typedef I	Documentation	125
	6.2.3.1	adi_dm_clkoutctrl_t	125
	6.2.3.2	adi_dm_lvds_clk_t	126
	6.2.3.3	adi_dm_mipi_clk_t	126
	6.2.3.4	adi_dm_mipi_data_type_t	126
	6.2.3.5	adi_dm_num_mipi_lanes_t	127
	6.2.3.6	adi_dm_timing_comp_setting_t	127
6.2.4	Enumera	ttion Type Documentation	127
	6.2.4.1	adi_dm_err_t	127
	6.2.4.2	adi_dm_num_t	128
6.2.5	Function	Documentation	128
	6.2.5.1	adi_dm_AfeSetup()	128
	6.2.5.2	adi_dm_BlockCallFW()	128
	6.2.5.3	adi_dm_BlockRead()	129
	6.2.5.4	adi_dm_BlockWrite()	129
	6.2.5.5	adi_dm_BuiltinMimoSetup()	130
	6.2.5.6	adi_dm_BurstProfileSetup()	130
	6.2.5.7	adi_dm_CalcPwrDetCfg()	131
	6.2.5.8	adi_dm_CalcRamp()	131
	6.2.5.9	adi_dm_CalcRfpllPeriod()	132

xviii CONTENTS

6.2.5.10	adi_dm_CallFW()	132
6.2.5.11	adi_dm_CallFW2()	133
6.2.5.12	adi_dm_ClearLvdsTestPattern()	133
6.2.5.13	adi_dm_Crc32ADI()	134
6.2.5.14	adi_dm_DmaRampSetup()	134
6.2.5.15	adi_dm_LockConfig()	134
6.2.5.16	adi_dm_LvdsSetup()	135
6.2.5.17	adi_dm_ManualSleep()	135
6.2.5.18	adi_dm_ManualWake()	135
6.2.5.19	adi_dm_MaskFaults()	136
6.2.5.20	adi_dm_MipiSetup()	136
6.2.5.21	adi_dm_PeriodicCalibration()	136
6.2.5.22	adi_dm_PinMux()	137
6.2.5.23	adi_dm_PowerDetectorMeasTask()	137
6.2.5.24	adi_dm_PowerDown()	138
6.2.5.25	adi_dm_PowerUp()	138
6.2.5.26	adi_dm_PwndnInterrupt()	138
6.2.5.27	adi_dm_Read()	139
6.2.5.28	adi_dm_ReadF32()	139
6.2.5.29	adi_dm_ReadF64()	140
6.2.5.30	adi_dm_ReadSysCalRx()	140
6.2.5.31	adi_dm_ReadSysCalTx()	140
6.2.5.32	adi_dm_ReadU64()	141
6.2.5.33	adi_dm_RfpllLock()	141
6.2.5.34	adi_dm_RfpllReconfig()	142
6.2.5.35	adi_dm_RMW()	142
6.2.5.36	adi_dm_SelectBurstProfile()	143
6.2.5.37	adi_dm_SetLvdsTestPattern()	143
6.2.5.38	adi_dm_SetSysCal()	144
6.2.5.39	adi_dm_Tasklist()	144

CONTENTS xix

	6.2.5.40	adi_dm_TasklistNoBlock()		
	6.2.5.41	adi_dm_TasklistPoolSetup()		
	6.2.5.42	adi_dm_TemperatureGet()		
	6.2.5.43	adi_dm_Trigger()		
	6.2.5.44	adi_dm_TxSetup()		
	6.2.5.45	adi_dm_UnlockConfig()		
	6.2.5.46	adi_dm_Write()		
	6.2.5.47	adi_dm_WriteF32()		
	6.2.5.48	adi_dm_WriteF64()		
	6.2.5.49	adi_dm_WriteRfpllPeriod()		
	6.2.5.50	adi_dm_WriteSysCalRx()		
	6.2.5.51	adi_dm_WriteSysCalTx()		
	6.2.5.52	adi_dm_WriteU64()		
6.2.6	Variable	Documentation		
	6.2.6.1	adi_dm_active_digimmics		
adi_dn	nhal.h File	Reference		
6.3.1	1 Detailed Description			
6.3.2	Macro De	efinition Documentation		
	6.3.2.1	ADI_DM_DIGIMMIC_MASTER_SPI_ADDR		
	6.3.2.2	ADI_DM_MAX_DATA_BYTES_PER_SPI_COMMAND		
	6.3.2.3	ADI_DM_NUM_DIGIMMIC		
	6.3.2.4	ADI_DM_NUM_SPI_SLAVES		
6.3.3	Function	Documentation		
	6.3.3.1	adi_dm_DelayNS()		
	6.3.3.2	adi_dm_InitSPIConnection()		
	6.3.3.3	adi_dm_Log()		
	6.3.3.4	adi_dm_PowerDownSupplies()		
	6.3.3.4 6.3.3.5	adi_dm_PowerDownSupplies()		
	adi_dn 6.3.1 6.3.2	6.2.5.41 6.2.5.42 6.2.5.43 6.2.5.44 6.2.5.45 6.2.5.46 6.2.5.48 6.2.5.49 6.2.5.50 6.2.5.51 6.2.5.52 6.2.6 Variable 6.3.1 Detailed 6.3.1 Detailed 6.3.2 Macro Do 6.3.2.1 6.3.2.2 6.3.2.3 6.3.2.4 6.3.3 Function 6.3.3.1 6.3.3.2		

CONTENTS

Index				173
Bibliograp	ohy			171
		6.4.3.23	adi_pmic_Write()	170
		6.4.3.22	adi_pmic_SetWarnFaultWindow()	170
		6.4.3.21	adi_pmic_SetQaWdCtrl()	170
		6.4.3.20	adi_pmic_SetLdoThreeFourFiveVout()	169
		6.4.3.19	adi_pmic_SetLdoSixSevenVout()	169
		6.4.3.18	adi_pmic_SetLdoOneTwoVout()	168
		6.4.3.17	adi_pmic_SetFreqSpreadCfg()	168
		6.4.3.16	adi_pmic_SetBuckOneVout()	168
		6.4.3.15	adi_pmic_SetBuckFourVout()	167
		6.4.3.14	adi_pmic_SetBuckDVS()	167
		6.4.3.13	adi_pmic_ServiceQaWatchdog()	167
		6.4.3.12	adi_pmic_Read()	166
		6.4.3.11	adi_pmic_PowerADAR690x()	166
		6.4.3.10	adi_pmic_GetWarnFaultWindow()	166
		6.4.3.9	adi_pmic_GetQaWdStatus()	166
		6.4.3.8	adi_pmic_GetQaWdCtrl()	165
		6.4.3.7	adi_pmic_GetLdoThreeFourFiveVout()	
		6.4.3.6	adi_pmic_GetLdoSixSevenVout()	165
		6.4.3.5	adi_pmic_GetLdoOneTwoVout()	164
		6.4.3.4	adi_pmic_GetFreqSpreadCfg()	164
		6.4.3.3	adi_pmic_GetBuckOneVout()	
		6.4.3.2	adi_pmic_GetBuckFourVout()	
		6.4.3.1	adi_pmic_GetBuckDVS()	
F			Documentation	
		6.4.2.1	adi pmic err t	
			tion Type Documentation	
	6.4.1	_	Description	
6.4 a			File Reference	
			adi_dm_WriteSPI()	
		6.3.3.11	adi dm WriteGPIO()	
		6.3.3.10	adi dm WaitGPIO()	
		6.3.3.9	adi_dm_SPI()	
		6.3.3.8	adi dm ResetSPIConnection()	155

### **Chapter 1**

### Introduction

#### 1.1 DigiMMIC driver

The DigiMMIC driver implements an Application Programming Interface (API) to control one or more ADAR6901/← ADAR6902 (DigiMMIC) devices. The driver runs on a host processor connected to the ADAR6901/ADAR6902 devices via SPI and GPIO for control, and either MIPI CSI-2 (ADAR6901) or LVDS (ADAR6902) to receive ADC data.

The driver is distributed as host processor and operating system independent standard C99 source code. This independence is achieved through the use of a Hardware Abstraction Layer (HAL), a clearly defined API that abstracts the host resources which must be provided by the user. The HAL is described in Hardware Abstraction Layer (HAL).

The API implemented by the driver may be divided into high-level and low-level routines. High-level routines provide a significant abstraction of the ADAR6901/ADAR6902 devices and are described in High-level Interface. The driver can perform built in self tests (BISTs) which require additional high-level routines described in Built-in-self-tests (BISTs). Low-level routines provide direct access to device registers and memories and are described in Low-level Interface.

The driver supports configurations including one ADAR6901/ADAR6902 or two or four ADAR6901/ADAR6902 devices connected as described in the "Cascading" section of [2]. The representation of multiple devices within the API is described in Multi-DigiMMIC support.

Compile time definitions of the API appear in the header file adi\_dmdriver.h, which can be included in user application source code. The driver sources should be compiled and linked into the user application. To get started, a "Makefile" is included in the release package to build a library from driver source code. This will need to be adapted to the customer toolchain.

Identifiers in the driver are prefixed to ease integration with user code at build and link time. All global identifiers and all identifiers defined in public header files are prefixed with ADI or adi .

Host independence, language standards and automotive coding conventions impose a certain style on the driver. In particular:

- · No threads are created.
- There is no interfacing with concurrency control primitives at all, client code is responsible for avoiding race conditions.
- · Dynamic memory is not used.
- · Errors are signalled by return codes only. See Error handling
- Setimp/longimp or C extensions are not used.

A minimal driver for the ADP5140 Power Management IC (PMIC) is included in the release, sufficient for control of the PMIC on our development boards. This is defined in <a href="mailto:adi\_pmic\_driver.h">adi\_pmic\_driver.h</a>.

Refer to [2] for detailed description of the ADAR6901/ADAR6902 hardware and functionality.

Refer to [1] for details of the commands supported by the firmware that runs on the ADAR6901/ADAR6902.

2 Introduction

#### 1.2 High-level Interface

The high level API provides functions for control tasks. These may be used to initialize the ADAR6901/ADAR6902 in the following steps:

- 1. Initialize Driver
  - adi\_dm\_InitDriver Initialize driver.
- 2. Power Up Device
  - adi dm PowerUp Power up device.

This function initializes ADCPLL and RFPLL, providing initial ramp start frequency and ramp bandwidth parameters to the firmware. Subsequent changes to these parameters may be made by calling adi\_dm\_RfpllReconfig.

- 3. Configure Dataport
  - adi\_dm\_MipiSetup Configure Dataport on ADAR6901.
  - adi\_dm\_LvdsSetup Configure Dataport on ADAR6902.
- 4. Optionally configure Analog Front End (AFE) and TX Channels
  - adi\_dm\_AfeSetup Optionally configure AFE.
  - adi\_dm\_TxSetup Optionally configure TX Channels.

At this point adi\_dm\_WriteSysCalRx and adi\_dm\_WriteSysCalTx should be called if required. If using the default AFE and Tx settings they should be called after adi\_dm\_PowerUp if required. See Built-in-self-tests (BISTs).

#### 5. Program Ramp Generator

The Hardware Reference Manual [2]. describes two methods for programming the ramp generator. The simplest loads the RAMPGEN registers directly and uses builtin MIMO mode.

adi\_dm\_BuiltinMimoSetup — Program RAMPGEN using Builtin MIMO Mode.

A more powerful method is to store the values to be loaded to RAMPGEN registers to the device's memory and use DMA to load the registers during transmission, so each ramp can have a different profile. The UDMA engine in the ADAR6901/ADAR6902 is general purpose and there many possible ways to organize these values in memory. The driver supports one set of possibilities which it abstracts as a data type called a burst profile.

A ramp profile is a single set of values to be loaded into the registers. Each time a ramp is transmitted the next ramp profile is loaded into the RAMPGEN registers. A burst profile consists of a sequence of ramp profiles which is repeated until the end of the burst. Multiple burst profiles are stored in memory, and a current burst profile is specified. When a burst is triggered the rampgen registers are loaded from the current burst profile.

1.2 High-level Interface 3

- adi\_dm\_BurstProfileSetup Stores a burst profile to device memory.
- adi dm DmaRampSetup Programs RAMP CONFIG registers, DMA, and sets the current burst profile.

Between bursts a new current burst profile can be selected by calling adi\_dm\_SelectBurstProfile which switches profile with just a few SPI writes.

In the above function calls ramps are represented by adi\_dm\_ramp\_profile\_t which uses the same representation of values as the RAMPGEN registers themselves. See [2] for register descriptions. The adi\_dm\_ramp\_profile\_t representation can be generated from a higher level description in which ramp times are measured in microseconds and bandwidth in hertz using adi\_dm\_CalcRamp which can be run offline.

Because of hardware limitations, the ramp profile may not *exactly* match what was requested. In particular, the "AFE Timing" subsection of [2] states that the duration of each ramp must be an integer multiple of the CLK and AFE\_CLK periods.

• adi\_dm\_CalcRamp — Calculate ramp profile from high level parameters.

After programming the ramps and before any ramps are triggered adi\_dm\_WriteRfpllPeriod, adi\_dm\_PowerDetectorMeasTask, and adi\_dm\_LockConfig should be called if required. See Built-in-self-tests (BISTs).

#### 6. Trigger a burst of ramps

• adi\_dm\_Trigger — Trigger a single burst by calling the firmware trigger command.

Bursts can also be triggered using the TRIG pin. See "Input/Output Pad Control and General-Purpose Input/Output" in [2].

#### 7. Collect ADC data

If the above steps are followed, once a burst is triggered ADC data will be transmitted to the host processor via the MIPI CSI-2 or LVDS connection. The details of how this data is received depends entirely upon host hardware and drivers so is not abstracted in the driver source code. This must be coded in the user application.

#### 8. Low power state

It is possible to save power by entering a low power state between bursts. This state must be exited before executing any subsequent driver calls.

- adi dm ManualSleep Enter low power state.
- adi\_dm\_ManualWake Exit low power state.

#### 9. Prepare for next burst

Between bursts it is usually necessary to perform recalibration and reacquisition.

• adi\_dm\_PeriodicCalibration — Perform periodic firmware (re-)calibration as recommended by [1].

This function can also perform BISTs. See Built-in-self-tests (BISTs).

4 Introduction

#### 10. Reconfiguration

The application may also require a change to the configuration. Prior to reconfiguring adi\_dm\_UnlockConfig should be called if required. See Built-in-self-tests (BISTs).

- adi\_dm\_SelectBurstProfile change current burst profile.
- adi\_dm\_RfpllReconfig change ramp start frequency and firmware ramp bandwidth parameter.
- adi\_dm\_RfpllLock change ramp start frequency only.

Other aspects of the ramp configuration can be changed by calling adi\_dm\_BuiltinMimoSetup or adi\_dm\_DmaRampSetup again.

#### 11. Power down device

• adi\_dm\_PowerDown — Power down ADAR6901/ADAR6902 devices.

#### 12. Exit application

• adi dm FiniDriver — Release any resources used by driver.

Notes on High-level Interface

In an effort to avoid long parameter lists, a struct is commonly passed to functions. *All* elements of such a struct should be filled in. This is most conveniently done by zero-initializing the entire structure, for instance with a call to memset. This ensures that as the API evolves and new structure members are added existing code initializes these to zero. The addition of a new parameter structure member which invokes the previous functionality when its value is zero is considered a compatible change.

#### 1.3 Tasklists

The high level APIs write to registers and call firmware tasks which takes many SPI transactions. The same result can be achieved more efficiently using tasklists which are lists of firmware tasks stored to device memory which can be executed with a single firmware command. Currently only a limited low level interface is provided for building tasklist. Refer to examples/example\_tasklists.c for examples of use and a higher level interface to tasklist construction.

- adi\_dm\_TasklistPoolSetup Write tasklists to device memory.
- adi\_dm\_Tasklist Execute a tasklist.
- adi\_dm\_TasklistNoBlock Execute a tasklist without waiting for it to finish.

#### 1.4 Built-in-self-tests (BISTs)

In addition to calibrating the device adi\_dm\_PowerUp and adi\_dm\_PeriodicCalibration can execute BISTs to ensure the device is running correctly. adi\_dm\_PowerUp runs BISTs by default as the power-up BISTs do not depend upon additional state. adi\_dm\_PeriodicCalibration only runs BISTs if the parameter member run\_checks is set true. Furthermore it will only run BISTs that depend upon adi\_dm\_PowerDetectorMeasTask if the parameter member run\_power\_checks is set true. Note run\_power\_checks is ignored when run\_checks is false. If these options are selected further API calls are required.

Locking the configuration

Some BISTs check the device memory has not been corrupted, using CRCs, so an API is provided to indicate that the ADAR6901/ADAR6902 devices are fully configured and memory is no longer expected to change.

When adi\_dm\_PeriodicCalibration is called parameter member run\_checks is set true the following APIs must be used.

- adi\_dm\_LockConfig Indicate devices are fully configured and memory is not expected to change.
- adi\_dm\_UnlockConfig Indicate reconfiguration is about to start and memory is expected to change.

**Power Tests** 

Some BISTs check power levels during a burst of ramps and so require initialization before a burst is triggered.

When adi\_dm\_PeriodicCalibration is called parameter member run\_checks and run\_power\_checks are set true the following APIs must be used.

adi\_dm\_PowerDetectorMeasTask — Initialize gathering of Tx power levels for subsequent BISTs.

The parameter to this function describes the current burst, and may be computed by adi\_dm\_CalcPwrDetCfg.

**RFPLL Period Check** 

BIST 103c compares a counter in the RFPLL against an estimate based on burst length and frequency.

When adi\_dm\_PeriodicCalibration is called parameter member run\_checks and run\_rfpll\_period\_chk are set true the following APIs must be used.

• adi dm WriteRfpllPeriod — Write the user estimated RFPLL period count for the current burst.

The estimate may be computed by calling adi\_dm\_CalcRfpllPeriod.

6 Introduction

'End of line' t0 measurements (SysCal)

A further set of BISTs compare against so called 't0 measurements' characterizing the performance of the entire system at the time it was built. These measurements need to be collected after each system is built and stored for use at runtime. These measurements are also called 'end of line' because they are run at the end of the factory production line where the system is manufactured, and miscalled 'system calibrations'.

When adi\_dm\_PeriodicCalibration is called parameter member run\_checks and run\_power\_checks are set true the following APIs must have been called after.

- adi\_dm\_WriteSysCalRx Initialize Rx side t0 power measurements for subsequent BISTs.
- adi\_dm\_WriteSysCalTx Initialize Tx side t0 power measurements for for subsequent BISTs.

Additional APIs are provided specifically for use in the software that gathers t0 measurements. The following APIs are specifically for use in the t0 measurement software.

- adi dm SetSysCal Enable t0 measurement mode which changes the function of some firmware calls.
- adi\_dm\_ReadSysCalRx Read Rx side t0 power measurements from the devices in a form to pass to adi\_dm\_WriteSysCalRx.
- adi\_dm\_ReadSysCalTx Read Tx side t0 power measurements from the devices in a form to pass to adi
   \_dm\_WriteSysCalTx.

See the example <code>example\_syscal.c</code> for an overview of the function of t0 measurement software. Essentially it configures the devices as in normal mode but calls  $adi\_dm\_SetSysCal$  to change the function of some firmware calls. It then runs bursts with setting that match the configurations to be used in normal mode, in the field. After the data has been gathered it is read back by calling  $adi\_dm\_ReadSysCalTx$  and  $adi\_dm\_ReadSysCalRx$ .

If multiple usecases are to be used in normal operation where the tx configuration is different, then when in syscal mode, a separate syscal tx profile should be saved for each use case and adi\_dm\_WriteSysCalTx should be called with new values when switching between use cases.

#### 1.5 Low-level Interface

The low level API enables direct reads and writes of the ADAR6901/ADAR6902 address space and direct calls to the firmware running on the device. These functions are used to implement the high-level API and may also be called directly from application code to provide full control over the device.

- adi\_dm\_CallFW Execute a firmware task. See [1].
- adi\_dm\_Write Write a word to the ADAR6901/ADAR6902 address space.
- adi dm Read Read a word from the ADAR6901/ADAR6902 address space.
- adi dm RMW Read-modify-write.
- adi\_dm\_BlockWrite Write a memory region in the ADAR6901/ADAR6902 address space.
- adi\_dm\_BlockRead Read a memory region from the ADAR6901/ADAR6902 address space.

As a convenience a number of typed memory access functions are implemented in terms adi\_dm\_Write and adi\_dm\_Read above.

- adi\_dm\_WriteF32 Write float to the DigiMMIC address space.
- adi\_dm\_WriteF64 Write double to the DigiMMIC address space.
- adi\_dm\_WriteU64 Write uint 64\_t to the DigiMMIC address space.
- adi\_dm\_ReadF32 Read float from the DigiMMIC address space.
- adi\_dm\_ReadF64 Read double from the DigiMMIC address space.
- adi\_dm\_ReadU64 Read uint 64\_t value from the DigiMMIC address space.

Another convenience function is provided to control the function of an IO pad.

• adi\_dm\_PinMux — Control function of an IO pad.

Knowledge of [1] and [2] is needed to use the low-level interface effectively. The information from [1] is summarized in adar690x fw.h.

#### 1.6 Hardware Abstraction Layer (HAL)

The PMIC and DigiMMIC drivers call an API to use hardware and operating systems resources of the host system. The API is defined in the file adi dmhal.h.

These functions must be provided by user.

- adi dm WaitGPIO Wait for a GPIO to assume a particular value, with timeout.
- adi\_dm\_WriteGPIO Set a GPIO to a particular value.
- adi dm ReleaseGPIO Tri-state a GPIO.
- adi dm DelayNS Delay for specified time.
- adi dm SPI Execute a SPI transfer.
- adi dm Log Write some tracing.
- adi\_dm\_PowerUpSupplies Power up power supplies.
- adi\_dm\_PowerDownSupplies Power down power supplies.

adi\_dm\_SPI is a single function that transmits a byte string. This can be a simple interface to implement, however sometimes host SPI devices and drivers impose further constraints on the transmitted data and it is more convenient to replace the code that formats byte strings for the ADI SPI slave IP used in DigiMMIC and PMIC devices.

These functions are implemented in the file <code>spicmd.c</code> and may be replaced by the user as an alternative to providing <code>adi\_dm\_SPI</code> if that is more convenient. Both PMIC and DigiMMIC driver call this high-level interface to format byte strings and communicate with devices with ADI SPI slave IP over the SPI bus.

- adi\_dm\_WriteSPI Write to a remote SPI device with ADI SPI slave IP.
- adi dm ReadSPI Read from a remote SPI device with ADI SPI slave IP.
- adi\_dm\_ResetSPIConnection Set local model of remote ADI SPI slave IP to power on state.
- adi dm InitSPIConnection Initialize the connection to remote ADI SPI slave IP.

8 Introduction

#### 1.7 Multi-DigiMMIC support

Multiple DigiMMIC chips cascaded together are supported in software. However, high- and low-level APIs look slightly different.

The high-level API programs all the DigiMMICs as a single unit. Where different parameters may be applied to individual devices they are split out into a parameter array indexed by device number, which is one of  $ADI\_DM\_ \longleftrightarrow MASTER$ ,  $ADI\_DM\_SLAVE1$ ,  $ADI\_DM\_SLAVE2$  or  $ADI\_DM\_SLAVE3$ .

The low-level API functions take an argument that specifies which device to use. The device may be specified directly as <code>ADI\_DM\_MASTER</code>, <code>ADI\_DM\_SLAVE1</code>, <code>ADI\_DM\_SLAVE2</code> or <code>ADI\_DM\_SLAVE3</code>. The special value <code>ADI\_DM\_ALL\_DIGIMMICS</code> selects all DigiMMICs for adi\_dm\_Write, adi\_dm\_BlockWrite, adi\_dm\_RMW, adi\_dm\_CallFW and adi\_dm\_PinMux but not adi\_dm\_Read and adi\_dm\_BlockRead.

In both APIs the number of devices controlled by the driver is determined statically at build time with the constant ADI DM NUM DIGIMMIC and at run time by the global variable adi dm active digimmics.

#### 1.8 Error handling

Errors are signalled by return codes only. The values are members of the <a href="mailto:adi\_dm\_err\_t">adi\_dm\_err\_t</a> enum. Setjmp/longjmp or C extensions are not used in case customers want to harden the code to MISRA guidelines.

### **Chapter 2**

### **Driver Examples**

#### **Source Files**

Source File	Comment
example_dma_ramp.c	Full example transmitting ramps using DMA mode.
example_tasklist.c	A functionally equivalent example using tasklists.
example_syscal.c	Example of system calibration and t0 measurement.
example_init.c	Common initialization routine used by all examples.
example_burst_loop.c	Measurement loop routine used by example_dma_ramp.c.
example_main.c	A main() to call the examples.
application.h	Declarations for the examples.
example_burst_loop.c	Measurement loop routine used by example_dma_ramp.c.
tasklist_util.c	Utilities for building tasklists.
tasklist_util.h	Header file for utilities for building tasklists.
f2decl.c	Utility to convert binary file to C initialization.
platforms/win/*	Files to build the example with Visual Studio on Windows
platforms/win/example.sln	VisualStudio Solution file to build example and driver
platforms/win/dummy_hal.c	Stub Hardware Abstraction Layer (HAL) routines
platforms/win/dummy_←	Stub Platform routines
platform.c	
platforms/win/platform.h	Platform specific declarations.

#### The examples

Three examples of the driver API are provided in the directory <code>driver/examples</code>. <code>example\_dma\_ramp.c</code> shows how to generate ramps using DMA mode using the driver API. In particular adi\_dm\_PeriodicCalibration is used to run calibrations between bursts. <code>example\_tasklist.c</code> also generates ramps using DMA but uses tasklists to run the calibrations between bursts and to switch between burst profiles. <code>example\_syscal.</code> <code>c</code> shows how to perform 'end of line system calibration' to collect t0 (time zero) measurements at the end of the systems production line. This data is used in some built-in self-tests (BISTS). Much of these examples are the same and have been broken out into common subroutines, <code>example\_init.c</code> contains the common initialization and <code>example\_burst\_loop.c</code> contains the steady-state code for <code>example\_dma\_ramp.c</code>.

10 Driver Examples

#### Platform specific code

The driver API is only concerned with controlling ADAR690x devices. Other parts of the application are concerned with controlling the host platform. These are represented by calls in the example code to routines with names beginning  $platform_{\_}$ .

Routine	Comment
platform_init	Initialize drivers etc. on the host platform
platform_data_plane_init	Further initialization once device is initialized
platform_error	Report an error and terminate program
platform_prep_host_for_trigger	Called before each trigger to prepare host for next burst
platform_start_timer	Start a timer running in the background
platform_wait_for_timer	Wait for the above timer or return immediately if expired

The Hardware Abstraction Layer (HAL) contains the platform specific code called by the driver itself.

#### Firmware in the examples

The firmware must be loaded into the host platform memory before calling adi\_dm\_PowerUp(). The declaration of this memory region may depend upon how the platform code loads the firmware so it has to appear in the file platform.h included by application.h.

The host is an embedded system so it may not be convenient to load the firmware at runtime. The program f2decl.c which converts a binary file to C declarations is provided to support this scenario. Nothing is assumed about the host system except it has a C compiler so the program is distributed as C source code.

Example of f2decl.c use:

- 1. Compile and link f2decl.c to f2decl.exe
- 2. f2decl.exe adar690x\_ICCMRAM.bin > adar690x\_ICCMRAM.bin.c
- 3. f2decl.exe adar690x\_DCCMRAM.bin > adar690x\_DCCMRAM.bin.c

The example VisualStudio solution "examples\platforms\win\example.sln" performs these steps automatically.

# **Chapter 3**

# **Data Structure Index**

#### 3.1 Data Structures

Here are the data structures with brief descriptions:

adi_dm_actual_ramp_shape_t	
High level description of ramp shape output by adi_dm_CalcRamp()	15
adi_dm_afe_setup_t	
<pre>// parameter to adi_dm_AfeSetup</pre>	19
adi_dm_builtin_mimo_setup_t	
<pre>// parameter to adi_dm_BuiltinMimoSetup()</pre>	20
adi_dm_burst_profile_t	
Burst Profile	21
adi_dm_calc_rfpll_period_t	
<pre>// parameter to adi_dm_CalcRfpllPeriod</pre>	23
adi_dm_dma_ramp_setup_t	
IN parameter to adi_dm_DmaRampSetup()	24
adi_dm_lvds_setup_t	
<pre>// parameter to adi_dm_LvdsSetup</pre>	25
adi_dm_mask_faults_t	
<pre>IN parameter to adi_dm_MaskFaults</pre>	29
adi_dm_mipi_setup_t	
<pre>// parameter to adi_dm_MipiSetup</pre>	31
adi_dm_periodic_calibration_t	
<pre>// parameter to adi_dm_PeriodicCalibration</pre>	34
adi_dm_power_detector_meas_task_t	
// parameter to adi_dm_PowerDetectorMeasTask	36
adi_dm_power_up_t	
// parameter to adi_dm_PowerUp	37
adi_dm_ramp_config_t	
Ramp Configuration	40
adi_dm_ramp_profile_t	40
Ramp Profile	42
adi_dm_ramp_shape_t	45
High level description of ramp shape input to adi_dm_CalcRamp() adi_dm_rfpll_reconfig_t	40
IN parameter to adi_dm_RfpllReconfig()	48
adi_dm_tasklist_pool_setup_t	+0
/// // // // // // // // // // // // //	49
adi_dm_temperature_t	70
// parameter to adi dm TemperatureGet	50

12 Data Structure Index

adi_dm_tx_overlay_t	
Tx Overlay	51
adi_dm_tx_setup_t	
<pre>// parameter to adi_dm_TxSetup</pre>	54
adi_dm_write_rfpll_period_t	
<pre>IN parameter to adi_dm_WriteRfpllPeriod OUT parameter to adi_dm_Calc↔</pre>	
RfpllPeriod	55
adi_pmic_freq_config_t	
Freq Spread Spectrum config register	55
adi_pmic_qa_ctrl_t	
QA Watchdog timer control register	56
adi_pmic_qa_status_t	
QA Watchdog timer status register	57
adi_pmic_warn_fault_settings_t	
Warn/Fault Window setup	57

# **Chapter 4**

# File Index

### 4.1 File List

Here is a list of all documented files with brief descriptions:

adar690x_fw.h											
Public C interface to the firmware	 										 59
adi_dmdriver.h											
Public C interface to the driver	 										 111
adi_dmhal.h											
Public C hardware abstraction layer											 150
adi_pmic_driver.h											
Public C interface to the pmic driver											 157

14 File Index

# **Chapter 5**

# **Data Structure Documentation**

# 5.1 adi\_dm\_actual\_ramp\_shape\_t Struct Reference

High level description of ramp shape output by adi\_dm\_CalcRamp()

```
#include <adi_dmdriver.h>
```

#### **Data Fields**

float slope0\_time\_us

Actual time for first slope of ramp, in microseconds.

float slope1\_time\_us

Actual time for second slope of ramp, in microseconds.

• float delay0\_time\_us

Actual time for delay before slope0, in microseconds.

float delay1\_time\_us

Actual time for delay between <code>slope0</code> and <code>slope1</code>, in microseconds.

• float delay2\_time\_us

Actual time for delay after slope1, in microseconds.

float ramp\_bw\_Mhz

Actual difference between frequency of delay1 and delay0, in megahertz.

• float afe\_start\_off\_time\_us

 $\label{lem:condition} \textit{Duration of } \textit{afe\_stat\_off\_time in microseconds}.$ 

• float filter\_valid\_delay\_time\_us

Duration of filter\_valid\_delay in microseconds.

float sample\_time\_us

Duration of the sampling period in microseconds.

float sample\_start\_time\_us

Actual time to start sampling.

float afe\_ramp\_time\_us

Ramp time calculated from AFE clk.

bool pga\_shunt\_en

PGA Shunt enabled.

float pga\_shunt\_start\_del\_us

Actual start delay for PGA Shunt, in microseconds.

• float pga\_shunt\_stop\_del\_us

Actual stop delay for PGA Shunt, in microseconds.

float afe\_freq\_Mhz

AFE CLK frequency, in megahertz.

• float sample\_rate\_Mhz

Sample rate in megahertz.

# 5.1.1 Detailed Description

High level description of ramp shape output by adi\_dm\_CalcRamp()

See also

adi\_dm\_CalcRamp

#### 5.1.2 Field Documentation

```
5.1.2.1 afe_freq_Mhz
```

```
float adi_dm_actual_ramp_shape_t::afe_freq_Mhz
```

AFE CLK frequency, in megahertz.

```
5.1.2.2 afe_start_off_time_us
```

```
float adi_dm_actual_ramp_shape_t::afe_start_off_time_us
```

Duration of afe\_stat\_off\_time in microseconds.

#### 5.1.2.3 delay0\_time\_us

```
float adi_dm_actual_ramp_shape_t::delay0_time_us
```

Actual time for delay before slope0, in microseconds.

```
5.1.2.4 delay1_time_us
```

```
float adi_dm_actual_ramp_shape_t::delay1_time_us
```

Actual time for delay between slope0 and slope1, in microseconds.

#### 5.1.2.5 delay2\_time\_us

```
{\tt float adi\_dm\_actual\_ramp\_shape\_t::delay2\_time\_us}
```

Actual time for delay after slope1, in microseconds.

#### 5.1.2.6 filter\_valid\_delay\_time\_us

```
float adi_dm_actual_ramp_shape_t::filter_valid_delay_time_us
```

Duration of filter\_valid\_delay in microseconds.

# 5.1.2.7 pga\_shunt\_en

```
\verb|bool adi_dm_actual_ramp_shape_t::pga_shunt_en|\\
```

PGA Shunt enabled.

### 5.1.2.8 pga\_shunt\_start\_del\_us

```
\verb|float| \verb|adi_dm_actual_ramp_shape_t::pga_shunt_start_del_us|\\
```

Actual start delay for PGA Shunt, in microseconds.

#### 5.1.2.9 pga\_shunt\_stop\_del\_us

```
\verb|float| adi_dm_actual_ramp_shape_t::pga_shunt_stop_del_us|\\
```

Actual stop delay for PGA Shunt, in microseconds.

#### 5.1.2.10 ramp\_bw\_Mhz

```
float adi_dm_actual_ramp_shape_t::ramp_bw_Mhz
```

Actual difference between frequency of delay1 and delay0, in megahertz.

#### 5.1.2.11 sample\_rate\_Mhz

```
float adi_dm_actual_ramp_shape_t::sample_rate_Mhz
```

Sample rate in megahertz.

### 5.1.2.12 sample\_start\_time\_us

```
float adi_dm_actual_ramp_shape_t::sample_start_time_us
```

Actual time to start sampling.

### 5.1.2.13 sample\_time\_us

```
float adi_dm_actual_ramp_shape_t::sample_time_us
```

Duration of the sampling period in microseconds.

#### 5.1.2.14 slope0\_time\_us

```
\verb|float| \verb|adi_dm_actual_ramp_shape_t::slope0_time_us|\\
```

Actual time for first slope of ramp, in microseconds.

### 5.1.2.15 slope1\_time\_us

```
\verb|float| adi_dm_actual_ramp_shape_t::slope1\_time\_us|
```

Actual time for second slope of ramp, in microseconds.

The documentation for this struct was generated from the following file:

· adi\_dmdriver.h

# 5.2 adi\_dm\_afe\_setup\_t Struct Reference

```
// parameter to adi_dm_AfeSetup
#include <adi_dmdriver.h>
```

#### **Data Fields**

• uint32\_t rx\_channels

If zero, settings are applied to all RX channels.

• adi\_dm\_hpf\_fc\_t hpf\_fc

High pass filter (HPF) corner frequency.

• adi\_dm\_hpf\_gain\_t hpf\_gain

High pass filter (HPF) gain.

bool hpf\_bypass

If true, high pass filter (HPF) is bypassed, otherwise it is enabled.

- adi\_dm\_pga\_mux\_t pga\_mux
- adi\_dm\_pga\_gain\_t pga\_gain

Selects input to programmable gain amplifier (PGA)

adi\_dm\_adc\_gain\_t adc\_gain

programmable gain amplifier (PGA) gain.

# 5.2.1 Detailed Description

// parameter to adi\_dm\_AfeSetup

See also

adi\_dm\_AfeSetup

#### 5.2.2 Field Documentation

```
5.2.2.1 adc_gain
```

```
adi_dm_adc_gain_t adi_dm_afe_setup_t::adc_gain
```

programmable gain amplifier (PGA) gain.

#### 5.2.2.2 rx\_channels

```
uint32_t adi_dm_afe_setup_t::rx_channels
```

If zero, settings are applied to all RX channels.

If non-zero, settings are applied to RX channels for which a bit is set. In a multi-device system the first 4 bits correspond to the 4 Rx channels of ADI\_DM\_MASTER, the next 4 to the channels for ADI\_DM\_SLAVE1 etc. So, for instance, if  $rx_channels$  is 0x21 then, as bits 0 and 5 are set, the settings are applied to ADI\_DM\_MASTER Rx0 and ADI\_DM\_SLAVE1 Rx1.

The documentation for this struct was generated from the following file:

· adi dmdriver.h

# 5.3 adi\_dm\_builtin\_mimo\_setup\_t Struct Reference

```
IN parameter to adi_dm_BuiltinMimoSetup()
```

```
#include <adi_dmdriver.h>
```

#### **Data Fields**

```
• adi_dm_ramp_config_t ramp_config
```

Burst invariant ramp configuration.

· adi\_dm\_ramp\_profile\_t ramp\_profile

Ramp parameters.

• unsigned mimo\_seq\_len:2

Length of MIMO sequences.

struct {
 unsigned mimo\_seq\_val:12
 Tx and phase pattern for each device.
} dm [ADI\_DM\_NUM\_DIGIMMIC]

# 5.3.1 Detailed Description

IN parameter to adi\_dm\_BuiltinMimoSetup()

Register values for ramp generation using built-in MIMO mode. See "Built-in MIMO Mode" subsection of [2].

# See also

```
adi_dm_BuiltinMimoSetup
```

#### 5.3.2 Field Documentation

```
5.3.2.1 mimo_seq_len
```

unsigned adi\_dm\_builtin\_mimo\_setup\_t::mimo\_seq\_len

Length of MIMO sequences.

See "Built-in MIMO Mode" subsection of [2]

5.3.2.2 mimo\_seq\_val

unsigned adi\_dm\_builtin\_mimo\_setup\_t::mimo\_seq\_val

Tx and phase pattern for each device.

See "Built-in MIMO Mode" subsection of [2]

5.3.2.3 ramp\_config

```
adi_dm_ramp_config_t adi_dm_builtin_mimo_setup_t::ramp_config
```

Burst invariant ramp configuration.

#### 5.3.2.4 ramp\_profile

```
adi_dm_ramp_profile_t adi_dm_builtin_mimo_setup_t::ramp_profile
```

Ramp parameters.

The documentation for this struct was generated from the following file:

· adi dmdriver.h

# 5.4 adi\_dm\_burst\_profile\_t Struct Reference

Burst Profile.

```
#include <adi_dmdriver.h>
```

#### **Data Fields**

· uint32\_t num\_ramps\_in\_seq

Number of ramps in a sequence and number of elements in ramp array.

• uint32\_t num\_seq\_in\_burst

Number of sequences in a burst.

• adi\_dm\_ramp\_profile\_t \* ramp\_profile

Array of ramp profiles.

uint32\_t tx\_overlay\_len

Length of tx\_overlay array.

adi\_dm\_tx\_overlay\_t \* tx\_overlay [ADI\_DM\_NUM\_DIGIMMIC]

Array of bit fields to overlay ramp\_gen\_tx register.

# 5.4.1 Detailed Description

Burst Profile.

Data type corresponding to the burst description that gets stored in memory for a DMA generated burst. Note that in order to accomodate adi\_dm\_PowerDetectorMeasTask, the minimum number of ramps in a burst should be 228.

#### 5.4.2 Field Documentation

```
5.4.2.1 num_ramps_in_seq
```

```
uint32_t adi_dm_burst_profile_t::num_ramps_in_seq
```

Number of ramps in a sequence and number of elements in ramp array.

```
5.4.2.2 num_seq_in_burst
```

```
uint32_t adi_dm_burst_profile_t::num_seq_in_burst
```

Number of sequences in a burst.

# 5.4.2.3 ramp\_profile

```
adi_dm_ramp_profile_t* adi_dm_burst_profile_t::ramp_profile
```

Array of ramp profiles.

#### 5.4.2.4 tx\_overlay

```
adi_dm_tx_overlay_t* adi_dm_burst_profile_t::tx_overlay[ADI_DM_NUM_DIGIMMIC]
```

Array of bit fields to overlay ramp\_gen\_tx register.

per device

```
5.4.2.5 tx_overlay_len
```

```
uint32_t adi_dm_burst_profile_t::tx_overlay_len
```

Length of tx\_overlay array.

Zero for no array.

The documentation for this struct was generated from the following file:

· adi\_dmdriver.h

# 5.5 adi\_dm\_calc\_rfpll\_period\_t Struct Reference

```
IN parameter to adi_dm_CalcRfpllPeriod
```

```
#include <adi_dmdriver.h>
```

#### **Data Fields**

• adi\_dm\_burst\_profile\_t \* burst\_profile

Burst for which RFPLL period is to be calculated.

uint64\_t ramp\_start\_freq\_hz

Start frequency of burst.

# 5.5.1 Detailed Description

```
IN parameter to adi_dm_CalcRfpllPeriod
```

See also

adi\_dm\_CalcRfpllPeriod

#### 5.5.2 Field Documentation

#### 5.5.2.1 burst profile

```
adi_dm_burst_profile_t* adi_dm_calc_rfpll_period_t::burst_profile
```

Burst for which RFPLL period is to be calculated.

#### 5.5.2.2 ramp\_start\_freq\_hz

```
uint64_t adi_dm_calc_rfpll_period_t::ramp_start_freq_hz
```

Start frequency of burst.

The documentation for this struct was generated from the following file:

· adi\_dmdriver.h

# 5.6 adi\_dm\_dma\_ramp\_setup\_t Struct Reference

IN parameter to adi\_dm\_DmaRampSetup()

```
#include <adi_dmdriver.h>
```

#### **Data Fields**

· adi dm ramp config t ramp config

Burst invariant ramp configuration.

uint32\_t bpid

Select first profile to use, from adi\_dm\_BurstProfileSetup().

### 5.6.1 Detailed Description

IN parameter to adi\_dm\_DmaRampSetup()

Register writes for ramp generation using DMA, including writing ramp\_config registers and initialization of DMA controller. See "DMA Interfacing" subsection of [2].

See also

```
adi_dm_DmaRampSetup
```

### 5.6.2 Field Documentation

# 5.6.2.1 bpid

```
uint32_t adi_dm_dma_ramp_setup_t::bpid
```

Select first profile to use, from adi\_dm\_BurstProfileSetup().

```
5.6.2.2 ramp_config
```

```
adi_dm_ramp_config_t adi_dm_dma_ramp_setup_t::ramp_config
```

Burst invariant ramp configuration.

The documentation for this struct was generated from the following file:

· adi\_dmdriver.h

# 5.7 adi\_dm\_lvds\_setup\_t Struct Reference

```
IN parameter to adi_dm_LvdsSetup
```

```
#include <adi_dmdriver.h>
```

#### **Data Fields**

• bool crc32\_en

Enable CRC32 field.

· bool status\_en

Enable status field.

• unsigned filter\_output\_bitwidth:2

Bits per sample.

• bool dual\_fs\_mode

Select dual frame sync mode.

· bool fs\_active\_low

Frame sync active low.

• bool streaming\_mode\_1

Select streaming mode 1.

bool payload\_dis

Disable transmission of RX channel data.

bool id\_wc\_en

Enable dataid and word count fields.

bool ls\_byte\_first

Send least significant byte first.

bool ls\_bit\_first

Send least significant bit first.

• adi\_dm\_lvds\_clk\_t lvds\_clk

Select lvds\_clk.

•

```
struct {
  uint8_t userval0
    Appears in rx0 status field.
  uint8_t userval1
    Appears in rx1 status field.
  uint8 t userval2
    Appears in rx2 status field.
  uint8_t userval3
    Appears in rx3 status field.
  uint8 t dataid0
    Appears in rx0 dataid field.
  uint8_t dataid1
    Appears in rx1 dataid field.
  uint8_t dataid2
    Appears in rx2 dataid field.
  uint8_t dataid3
    Appears in rx3 dataid field.
} dm [ADI_DM_NUM_DIGIMMIC]
```

# 5.7.1 Detailed Description

IN parameter to adi\_dm\_LvdsSetup

See also

adi\_dm\_LvdsSetup

# 5.7.2 Field Documentation

```
5.7.2.1 crc32_en
bool adi_dm_lvds_setup_t::crc32_en
Enable CRC32 field.
See "CRC32" in "LVDS Data Frame Content" in [2].
```

# 5.7.2.2 dataid0

uint8\_t adi\_dm\_lvds\_setup\_t::dataid0

Appears in rx0 dataid field.

See "Data ID and Byte Count" in "LVDS Data Frame Content" in [2].

```
5.7.2.3 dataid1
```

uint8\_t adi\_dm\_lvds\_setup\_t::dataid1

Appears in rx1 dataid field.

See "Data ID and Byte Count" in "LVDS Data Frame Content" in [2].

#### 5.7.2.4 dataid2

uint8\_t adi\_dm\_lvds\_setup\_t::dataid2

Appears in rx2 dataid field.

See "Data ID and Byte Count" in "LVDS Data Frame Content" in [2].

#### 5.7.2.5 dataid3

uint8\_t adi\_dm\_lvds\_setup\_t::dataid3

Appears in rx3 dataid field.

See "Data ID and Byte Count" in "LVDS Data Frame Content" in [2].

# 5.7.2.6 dual\_fs\_mode

bool adi\_dm\_lvds\_setup\_t::dual\_fs\_mode

Select dual frame sync mode.

See "LVDS Data Framing" in [2].

#### 5.7.2.7 filter\_output\_bitwidth

 ${\tt unsigned \ adi\_dm\_lvds\_setup\_t::} filter\_output\_bitwidth$ 

Bits per sample.

Must be one of ADI\_DM\_OUTPUT\_BITWIDTH\_16, ADI\_DM\_OUTPUT\_BITWIDTH\_14, or ADI\_DM\_OUTPUT\_BITWIDTH\_12

#### 5.7.2.8 fs\_active\_low

bool adi\_dm\_lvds\_setup\_t::fs\_active\_low

Frame sync active low.

See "LVDS Data Framing" in [2].

```
5.7.2.9 id_wc_en
bool adi_dm_lvds_setup_t::id_wc_en
Enable dataid and word count fields.
See "Data ID and Byte Count" in "LVDS Data Frame Content" in [2].
5.7.2.10 ls_bit_first
bool adi_dm_lvds_setup_t::ls_bit_first
Send least significant bit first.
See "LVDS Data Formatting" in [2].
5.7.2.11 ls_byte_first
bool adi_dm_lvds_setup_t::ls_byte_first
Send least significant byte first.
See "LVDS Data Formatting" in [2].
5.7.2.12 lvds_clk
adi_dm_lvds_clk_t adi_dm_lvds_setup_t::lvds_clk
Select lvds clk.
See "LVDS Clock selection ..." in [2].
5.7.2.13 payload_dis
bool adi_dm_lvds_setup_t::payload_dis
Disable transmission of RX channel data.
See "Rx Channel Data" in "LVDS Data Frame Content" in [2].
5.7.2.14 status_en
bool adi_dm_lvds_setup_t::status_en
Enable status field.
```

See "Status Data" in "LVDS Data Frame Content" in [2].

```
5.7.2.15 streaming_mode_1
bool adi_dm_lvds_setup_t::streaming_mode_1
Select streaming mode 1.
See "LVDS Streaming Modes" in [2].
5.7.2.16 userval0
uint8_t adi_dm_lvds_setup_t::userval0
Appears in rx0 status field.
See "Status Data" in "LVDS Data Frame Content" in [2].
5.7.2.17 userval1
uint8_t adi_dm_lvds_setup_t::userval1
Appears in rx1 status field.
See "Status Data" in "LVDS Data Frame Content" in [2].
5.7.2.18 userval2
uint8_t adi_dm_lvds_setup_t::userval2
Appears in rx2 status field.
See "Status Data" in "LVDS Data Frame Content" in [2].
5.7.2.19 userval3
uint8_t adi_dm_lvds_setup_t::userval3
Appears in rx3 status field.
See "Status Data" in "LVDS Data Frame Content" in [2].
The documentation for this struct was generated from the following file:
    · adi_dmdriver.h
```

# 5.8 adi\_dm\_mask\_faults\_t Struct Reference

```
// parameter to adi_dm_MaskFaults
#include <adi_dmdriver.h>
```

#### **Data Fields**

```
• uint32_t fault_status0_mask
```

• uint32\_t fault\_status1\_mask

Bits set correspond to faults to ignore in REG\_FAULTCTL\_FAULT\_STATUS0.

• uint32\_t fault\_status2\_mask

Bits set correspond to faults to ignore in REG\_FAULTCTL\_FAULT\_STATUS1.

uint32\_t sw\_fault0\_mask

Bits set correspond to faults to ignore in REG\_FAULTCTL\_FAULT\_STATUS2.

uint32\_t sw\_fault1\_mask

Bits set correspond to faults to ignore in REG\_FAULTCTL\_SOFTWARE\_FAULT\_0.

• uint32\_t sw\_fault2\_mask

Bits set correspond to faults to ignore in REG\_FAULTCTL\_SOFTWARE\_FAULT\_1.

uint32\_t sw\_fault3\_mask

Bits set correspond to faults to ignore in REG\_FAULTCTL\_SOFTWARE\_FAULT\_2.

# 5.8.1 Detailed Description

IN parameter to adi\_dm\_MaskFaults

See also

adi\_dm\_MaskFaults

# 5.8.2 Field Documentation

```
5.8.2.1 fault_status1_mask
```

```
uint32_t adi_dm_mask_faults_t::fault_status1_mask
```

Bits set correspond to faults to ignore in REG\_FAULTCTL\_FAULT\_STATUS0.

#### 5.8.2.2 fault\_status2\_mask

```
uint32_t adi_dm_mask_faults_t::fault_status2_mask
```

Bits set correspond to faults to ignore in REG FAULTCTL FAULT STATUS1.

```
5.8.2.3 sw_fault0_mask
```

```
uint32_t adi_dm_mask_faults_t::sw_fault0_mask
```

Bits set correspond to faults to ignore in REG\_FAULTCTL\_FAULT\_STATUS2.

5.8.2.4 sw\_fault1\_mask

```
uint32_t adi_dm_mask_faults_t::sw_fault1_mask
```

Bits set correspond to faults to ignore in REG\_FAULTCTL\_SOFTWARE\_FAULT\_0.

5.8.2.5 sw\_fault2\_mask

```
uint32_t adi_dm_mask_faults_t::sw_fault2_mask
```

Bits set correspond to faults to ignore in REG\_FAULTCTL\_SOFTWARE\_FAULT\_1.

5.8.2.6 sw\_fault3\_mask

```
uint32_t adi_dm_mask_faults_t::sw_fault3_mask
```

Bits set correspond to faults to ignore in REG\_FAULTCTL\_SOFTWARE\_FAULT\_2.

The documentation for this struct was generated from the following file:

· adi\_dmdriver.h

# 5.9 adi\_dm\_mipi\_setup\_t Struct Reference

IN parameter to adi\_dm\_MipiSetup

#include <adi\_dmdriver.h>

# **Data Fields**

```
· bool crc32_en
         Enable CRC32 field.
    • bool status en
         Enable status field.
    unsigned filter_output_bitwidth:2
         Bits per sample.
    • uint32_t ref_freq_hz
         Reference frequency, in hertz.
    • adi_dm_mipi_clk_t mipi_clk
         MIPI CSI-2 clock.
    · bool continuous clock
         Continuous clock mode.
    • adi_dm_num_mipi_lanes_t num_lanes
    adi_dm_mipi_data_type_t mipi_data_type

    bool ls_byte_first

         Send least significant byte first.

    bool byte_interleaving

         See "Data Interleaving & Byte Order (endianness)" in [2].
      struct {
        uint8 t userval0
          Appears in rx0 status field.
        uint8_t userval1
          Appears in rx1 status field.
        uint8 t userval2
           Appears in rx2 status field.
        uint8_t userval3
           Appears in rx3 status field.
      } dm [ADI DM NUM DIGIMMIC]
5.9.1 Detailed Description
IN parameter to adi_dm_MipiSetup
See also
      adi_dm_MipiSetup
5.9.2 Field Documentation
5.9.2.1 byte_interleaving
bool adi_dm_mipi_setup_t::byte_interleaving
See "Data Interleaving & Byte Order (endianness)" in [2].
```

```
5.9 adi_dm_mipi_setup_t Struct Reference
                                                                                                      33
5.9.2.2 crc32_en
bool adi_dm_mipi_setup_t::crc32_en
Enable CRC32 field.
See "CRC32" in "Data Frame Content" in [2].
5.9.2.3 filter_output_bitwidth
unsigned adi_dm_mipi_setup_t::filter_output_bitwidth
Bits per sample.
Must be one of ADI_DM_OUTPUT_BITWIDTH_16, ADI_DM_OUTPUT_BITWIDTH_14, or ADI_DM_OUTPUT_BITWIDTH_12
5.9.2.4 ls_byte_first
bool adi_dm_mipi_setup_t::ls_byte_first
Send least significant byte first.
See "Data Interleaving & Byte Order (endianness)" in [2].
5.9.2.5 mipi_clk
adi_dm_mipi_clk_t adi_dm_mipi_setup_t::mipi_clk
MIPI CSI-2 clock.
5.9.2.6 ref_freq_hz
uint32_t adi_dm_mipi_setup_t::ref_freq_hz
Reference frequency, in hertz.
The same value passed to adi_dm_PowerUp().
5.9.2.7 status_en
```

Generated by Doxygen

Enable status field.

bool adi\_dm\_mipi\_setup\_t::status\_en

See "Status word" in "Data Frame Content" in [2].

# 5.9.2.8 userval0

```
uint8_t adi_dm_mipi_setup_t::userval0
```

Appears in rx0 status field.

See "Status Data" in "MIPI Data Frame Content" in [2].

#### 5.9.2.9 userval1

```
uint8_t adi_dm_mipi_setup_t::userval1
```

Appears in rx1 status field.

See "Status Data" in "MIPI Data Frame Content" in [2].

#### 5.9.2.10 userval2

```
uint8_t adi_dm_mipi_setup_t::userval2
```

Appears in rx2 status field.

See "Status Data" in "MIPI Data Frame Content" in [2].

#### 5.9.2.11 userval3

```
uint8_t adi_dm_mipi_setup_t::userval3
```

Appears in rx3 status field.

See "Status Data" in "MIPI Data Frame Content" in [2].

The documentation for this struct was generated from the following file:

· adi\_dmdriver.h

# 5.10 adi\_dm\_periodic\_calibration\_t Struct Reference

```
IN parameter to adi_dm_PeriodicCalibration
```

```
#include <adi_dmdriver.h>
```

#### **Data Fields**

• bool no\_rfpll\_bow\_cal

Do not run ADI\_ADAR690x\_FW\_RFPLL\_BOW\_CAL.

· bool no\_lochain\_cal

Do not run ADI\_ADAR690x\_FW\_LOCHAIN\_CAL.

bool no\_adcpll\_align

Do not run ADI\_ADAR690x\_FW\_ADCPLL\_ALIGN.

bool no\_rxgain\_cal

Do not run ADI\_ADAR690x\_FW\_RXGAIN\_CAL.

bool no\_adc\_phase\_cal

Do not run ADI\_ADAR690x\_FW\_ADC\_PHASE\_CAL.

· bool no\_pa\_adj\_cal

Do not run ADI\_ADAR690x\_FW\_TXPA\_ADJ.

bool no\_hpf\_cal

Do not run ADI\_ADAR690x\_FW\_HPF\_CAL.

· bool run\_checks

Run built-in-self-test (BIST) tasks to check for proper functioning of device.

bool run\_power\_checks

Run BISTs that require power detection during burst.

• bool run\_rfpll\_period\_chk

Run BISTs that require adi\_dm\_WriteRfpllPeriod() to have been called.

#### 5.10.1 Detailed Description

IN parameter to adi\_dm\_PeriodicCalibration

See also

adi\_dm\_PeriodicCalibration

#### 5.10.2 Field Documentation

5.10.2.1 run\_checks

bool adi\_dm\_periodic\_calibration\_t::run\_checks

Run built-in-self-test (BIST) tasks to check for proper functioning of device.

See adi dm LockConfig()

5.10.2.2 run\_power\_checks

bool adi\_dm\_periodic\_calibration\_t::run\_power\_checks

Run BISTs that require power detection during burst.

Needs run\_checks to be set also. See adi\_dm\_PowerDetectorMeasTask() and adi\_dm\_WriteSysCalTx()

#### 5.10.2.3 run\_rfpll\_period\_chk

```
bool adi_dm_periodic_calibration_t::run_rfpll_period_chk
```

Run BISTs that require adi\_dm\_WriteRfpllPeriod() to have been called.

Needs run\_checks to be set also.

The documentation for this struct was generated from the following file:

· adi dmdriver.h

# 5.11 adi\_dm\_power\_detector\_meas\_task\_t Struct Reference

```
IN parameter to adi_dm_PowerDetectorMeasTask
```

```
#include <adi_dmdriver.h>
```

#### **Data Fields**

```
struct {
  bool tx_active [ADI_DM_NUM_TX]
  unsigned tx0 inactive when all inactive:1
    Tx channels active during bursts for Power detector measurements.
  unsigned tx0_inactive_when_tx1_active:1
  unsigned tx0_inactive_when_tx2_active:1
  unsigned tx0 inactive when tx1 tx2 active:1
  unsigned tx1_inactive_when_all_inactive:1
  unsigned tx1_inactive_when_tx0_active:1
  unsigned tx1_inactive_when_tx2_active:1
  unsigned tx1_inactive_when_tx0_tx2_active:1
  unsigned tx2_inactive_when_all_inactive:1
  unsigned tx2 inactive when tx0 active:1
  unsigned tx2 inactive when tx1 active:1
  unsigned tx2 inactive when tx0 tx1 active:1
} dm [ADI DM NUM DIGIMMIC]
```

#### 5.11.1 Detailed Description

IN parameter to adi\_dm\_PowerDetectorMeasTask

See also

adi\_dm\_PowerDetectorMeasTask

#### 5.11.2 Field Documentation

#### 5.11.2.1 tx0\_inactive\_when\_all\_inactive

```
unsigned \ adi\_dm\_power\_detector\_meas\_task\_t::tx0\_inactive\_when\_all\_inactive
```

Tx channels active during bursts for Power detector measurements.

The documentation for this struct was generated from the following file:

· adi dmdriver.h

# 5.12 adi\_dm\_power\_up\_t Struct Reference

```
// parameter to adi_dm_PowerUp
#include <adi_dmdriver.h>
```

#### **Data Fields**

· bool power\_part\_only

Power up the part but do not initialize it.

· bool power\_part\_load\_files\_only

Power up the part and load the firmware but do not initialize it.

· bool is\_standalone\_master

Execute init sequence for cascaded master.

bool is\_standalone\_slave

Execute init sequence for cascaded slave.

• bool is\_lo\_right [ADI\_DM\_NUM\_DIGIMMIC]

Setting of lo\_left\_right for each device.

adi\_dm\_timing\_comp\_setting\_t timing\_comp\_setting [ADI\_DM\_NUM\_DIGIMMIC]

ADI\_ADAR690x\_CFG\_TIMING\_COMP\_EN setting.

const uint32\_t \* firmware\_image

Firmware code image in host memory.

uint32\_t firmware\_sz

Size of firmware code image.

• const uint32\_t \* firmware\_constants\_image

Firmware constants image in host memory.

· uint32 t firmware constants sz

Size of firmware constants.

uint32\_t ref\_freq\_hz

Reference clock.

• uint32\_t rfpll\_loop\_bw\_hz

RF PLL Loop Bandwidth.

uint64\_t ramp\_start\_freq\_hz

Tx output frequency at start of burst.

float ramp\_bw\_Mhz

Maximum ramp bandwidth.

· bool enable\_clkhost

Enable the CLKHOST pin.

· adi\_dm\_clkoutctrl\_t clkoutctrl

Signal on CLKHOST pin if enabled.

# 5.12.1 Detailed Description

// parameter to adi\_dm\_PowerUp

See also

adi\_dm\_PowerUp

# 5.12.2 Field Documentation

#### 5.12.2.1 clkoutctrl

```
adi_dm_clkoutctrl_t adi_dm_power_up_t::clkoutctrl
```

Signal on CLKHOST pin if enabled.

See "Reference input Section" in [2].

#### 5.12.2.2 enable\_clkhost

 $\verb|bool adi_dm_power_up_t::enable_clkhost|\\$ 

Enable the CLKHOST pin.

#### 5.12.2.3 firmware\_constants\_image

```
const uint32_t* adi_dm_power_up_t::firmware_constants_image
```

Firmware constants image in host memory.

#### 5.12.2.4 firmware\_constants\_sz

```
uint32_t adi_dm_power_up_t::firmware_constants_sz
```

Size of firmware constants.

#### 5.12.2.5 firmware\_image

```
const uint32_t* adi_dm_power_up_t::firmware_image
```

Firmware code image in host memory.

#### 5.12.2.6 firmware\_sz

```
uint32_t adi_dm_power_up_t::firmware_sz
```

Size of firmware code image.

#### 5.12.2.7 is\_lo\_right

```
bool adi_dm_power_up_t::is_lo_right[ADI_DM_NUM_DIGIMMIC]
```

Setting of lo\_left\_right for each device.

# 5.12.2.8 is\_standalone\_master

```
bool adi_dm_power_up_t::is_standalone_master
```

Execute init sequence for cascaded master.

Only applies if driver built for a single DigiMMIC.

# 5.12.2.9 is\_standalone\_slave

```
\verb|bool adi_dm_power_up_t:: is\_standalone\_slave|\\
```

Execute init sequence for cascaded slave.

Only applies if driver built for a single DigiMMIC.

# 5.12.2.10 power\_part\_only

```
bool adi_dm_power_up_t::power_part_only
```

Power up the part but do not initialize it.

Exits after RTWO power up.

```
5.12.2.11 timing_comp_setting
```

```
adi_dm_timing_comp_setting_t adi_dm_power_up_t::timing_comp_setting[ADI_DM_NUM_DIGIMMIC]
```

```
ADI_ADAR690x_CFG_TIMING_COMP_EN setting.
```

This BIST ensures ramp timings on cascaded devices are consitent by comparing local ramp time with STAT1 monitor input which is generated by another device's STAT0 output. The recommended wiring connects leaves one device's input unconnected so the comparator should be disabled on that device.

The documentation for this struct was generated from the following file:

· adi\_dmdriver.h

# 5.13 adi\_dm\_ramp\_config\_t Struct Reference

```
Ramp Configuration.
```

```
#include <adi_dmdriver.h>
```

#### **Data Fields**

```
unsigned ramp_count:12
```

Number of ramps in burst.

• unsigned pga\_shunt\_en:1

Enable PGA Shunt signal to power off PGA during slope1.

uint8\_t pga\_shunt\_start\_del

Time in ref clocks before slope1 to power off PGA.

uint8\_t pga\_shunt\_stop\_del

Time in ref clocks after slope1 to power on PGA.

unsigned filter\_decim\_ratio:9

Decimation Ratio.

· unsigned filter valid delay:9

Number of samples to suppress at start of ramp.

```
struct {
 unsigned vga sync data valid:1
    Synchronize VGA gain activation with data valid signal.
  unsigned vga on patt:6
    Bitset with parts of ramp where VGAs are enabled.
 unsigned pa off time:5
    Time between PAs Activated and Deactivated, in REF_CLK cycles.
 unsigned vga_gauss_dis:1
    Disable VGA Gain Gaussian Shape.
 unsigned vga_gain_steps:3
    Number of steps in VGA gain shape is 2\(^\text{vga_gain_steps.}\)
 unsigned vga gain step div:6
    Time of each step in VGA gain shape, in REF CLK cycles.
  unsigned phase mod en:1
    Enable phase modulation during ramp generation.
  unsigned phase delay en:1
    Start phase modulation with data valid.
} dm [ADI_DM_NUM_DIGIMMIC]
```

# 5.13.1 Detailed Description

Ramp Configuration.

Data type with the common parameters to adi\_dm\_BuiltinMimoSetup() and adi\_dm\_DmaRampSetup() which are mainly written to fields of RFPLL\_RAMP\_CONFIG registers.

# 5.13.2 Field Documentation

# 5.13.2.1 filter\_decim\_ratio

unsigned adi\_dm\_ramp\_config\_t::filter\_decim\_ratio

Decimation Ratio.

#### 5.13.2.2 filter\_valid\_delay

unsigned adi\_dm\_ramp\_config\_t::filter\_valid\_delay

Number of samples to suppress at start of ramp.

### 5.13.2.3 ramp\_count

unsigned adi\_dm\_ramp\_config\_t::ramp\_count

Number of ramps in burst.

### 5.13.2.4 vga\_gain\_steps

unsigned adi\_dm\_ramp\_config\_t::vga\_gain\_steps

Number of steps in VGA gain shape is 2<sup>^</sup>vga\_gain\_steps.

The documentation for this struct was generated from the following file:

· adi\_dmdriver.h

# 5.14 adi\_dm\_ramp\_profile\_t Struct Reference

```
Ramp Profile.
#include <adi_dmdriver.h>
Data Fields

 unsigned del 0:22

          Delay before starting the first slope of the ramp.
    • unsigned del_1:20
          Delay between the two slopes of the ramp.
    · unsigned del 2:22
          Delay before starting the next ramp.
    • uint32 t ramp steps 0
         Number of steps for the first slope of the ramp.
    uint32_t ramp_steps_1
         Number of steps for the second slope of the ramp.
    int32_t ramp_dev_0
          Change in frequency at each step of the first slope.

    int32 t ramp dev 1

          Change in frequency at each step of the second slope.

    uint16_t afe_start_off_time

          Time for which the ADC is off after the start of the ramp, in AFE_CLK cycles.
    · uint16 tafe ramp time
          Total ramp time, in AFE_CLK cycles.

    unsigned num samples:13

         Number of ADC samples to take per ramp.
      struct {
        unsigned tx_pattern:3
           Transmitters to enable for the ramp.
        unsigned ramp stat bit 0:1
           See "Ramp Status Pins" subsection of [2].
        unsigned ramp_stat_bit_1:1
           See "Ramp Status Pins" subsection of [2].
        unsigned ramp stat bit 2:1
           See "Ramp Status Pins" subsection of [2].
        unsigned pa0 phase:7
           Initial phase index for Tx0.
        unsigned pa1_phase:7
           Initial phase index for Tx1.
        unsigned pa2_phase:7
           Initial phase index for Tx2.
        unsigned phase_step:5
           If non-zero, delay before incrementing phase, in AFE_CLK cycles.
        unsigned pa0 phase dev:7
           Increment to phase index for Tx0 each phase step.
        unsigned pa1_phase_dev:7
           Increment to phase index for Tx1 each phase step.
        unsigned pa2 phase dev:7
           Increment to phase index for Tx2 each phase step.
```

} dm [ADI\_DM\_NUM\_DIGIMMIC]

# 5.14.1 Detailed Description

Ramp Profile.

Data type equivalent to contents of the RAMPGEN registers across a cascade of DigiMMICs. Fields describing the shape of the ramp are common across cascaded devices. Other fields are duplicated for each device.

#### 5.14.2 Field Documentation

#### 5.14.2.1 pa0\_phase

unsigned adi\_dm\_ramp\_profile\_t::pa0\_phase

Initial phase index for Tx0.

#### 5.14.2.2 pa0\_phase\_dev

unsigned adi\_dm\_ramp\_profile\_t::pa0\_phase\_dev

Increment to phase index for Tx0 each phase step.

#### 5.14.2.3 pa1\_phase

unsigned adi\_dm\_ramp\_profile\_t::pal\_phase

Initial phase index for Tx1.

#### 5.14.2.4 pa1\_phase\_dev

unsigned adi\_dm\_ramp\_profile\_t::pal\_phase\_dev

Increment to phase index for Tx1 each phase step.

#### 5.14.2.5 pa2\_phase

unsigned adi\_dm\_ramp\_profile\_t::pa2\_phase

Initial phase index for Tx2.

```
5.14.2.6 pa2_phase_dev
unsigned adi_dm_ramp_profile_t::pa2_phase_dev
Increment to phase index for Tx2 each phase step.
5.14.2.7 phase_step
{\tt unsigned\ adi\_dm\_ramp\_profile\_t::} {\tt phase\_step}
If non-zero, delay before incrementing phase, in AFE_CLK cycles.
5.14.2.8 ramp_stat_bit_0
unsigned adi_dm_ramp_profile_t::ramp_stat_bit_0
See "Ramp Status Pins" subsection of [2].
5.14.2.9 ramp_stat_bit_1
unsigned adi_dm_ramp_profile_t::ramp_stat_bit_1
See "Ramp Status Pins" subsection of [2].
5.14.2.10 ramp_stat_bit_2
unsigned adi_dm_ramp_profile_t::ramp_stat_bit_2
See "Ramp Status Pins" subsection of [2].
5.14.2.11 tx_pattern
{\tt unsigned\ adi\_dm\_ramp\_profile\_t::} tx\_pattern
```

A bitset.

The documentation for this struct was generated from the following file:

• adi\_dmdriver.h

Transmitters to enable for the ramp.

# 5.15 adi\_dm\_ramp\_shape\_t Struct Reference

High level description of ramp shape input to adi dm CalcRamp()

```
#include <adi_dmdriver.h>
```

#### **Data Fields**

• float slope0\_time\_us

Time for first slope of ramp, in microseconds.

float slope1\_time\_us

Time for second slope of ramp, in microseconds.

float delay0\_time\_us

Time for delay before slope0, in microseconds.

• float delay1\_time\_us

Time for delay between slope0 and slope1, in microseconds.

• float delay2\_time\_us

Time for delay after slope1, in microseconds.

float ramp\_bw\_Mhz

Difference between frequency of delay1 and delay0, in megahertz.

• uint32\_t num\_samples

Number of samples.

float sample\_start\_time\_us

Time to start sampling, measured from start of delay0 in microseconds.

bool pga\_shunt\_en

Enable PGA Shunt.

• float pga\_shunt\_start\_del\_us

Start delay for PGA Shunt, in microseconds.

• float pga\_shunt\_stop\_del\_us

Stop delay for PGA Shunt, in microseconds.

· uint32\_t filter\_valid\_delay

Decimation filter group delay.

uint32\_t decim\_ratio

Decimation ratio.

uint32\_t ref\_freq\_hz

Reference frequency, in hertz.

• unsigned ramp count:12

Copied through to <a href="mailto:adi\_dm\_CalcRamp(">adi\_dm\_CalcRamp()</a> ramp\_config output parameter.

# 5.15.1 Detailed Description

High level description of ramp shape input to adi\_dm\_CalcRamp()

See also

adi\_dm\_CalcRamp

# 5.15.2 Field Documentation

#### 5.15.2.1 decim\_ratio

```
uint32_t adi_dm_ramp_shape_t::decim_ratio
```

Decimation ratio.

See [2] "Decimation filter" subsection. Must be one of 24, 32, 48, 64, 96, 128, 192 or 256.

#### 5.15.2.2 delay0\_time\_us

```
float adi_dm_ramp_shape_t::delay0_time_us
```

Time for delay before slope0, in microseconds.

#### 5.15.2.3 delay1\_time\_us

```
float adi_dm_ramp_shape_t::delay1_time_us
```

Time for delay between slope0 and slope1, in microseconds.

### 5.15.2.4 delay2\_time\_us

```
float adi_dm_ramp_shape_t::delay2_time_us
```

Time for delay after slope1, in microseconds.

# 5.15.2.5 filter\_valid\_delay

```
uint32_t adi_dm_ramp_shape_t::filter_valid_delay
```

Decimation filter group delay.

See [2] "Frequency Ramp" subsection. If this is zero, a default value is returned. Note this value must be the same for every ramp in a burst.

#### 5.15.2.6 num\_samples

```
uint32_t adi_dm_ramp_shape_t::num_samples
```

Number of samples.

#### 5.15.2.7 pga\_shunt\_en

```
bool adi_dm_ramp_shape_t::pga_shunt_en
```

Enable PGA Shunt.

See [2] "Frequency Ramp" subsection. Note this value must be the same for every ramp in a burst.

#### 5.15.2.8 pga\_shunt\_start\_del\_us

```
float adi_dm_ramp_shape_t::pga_shunt_start_del_us
```

Start delay for PGA Shunt, in microseconds.

If pga\_shunt\_en is true and this is zero a default value is returned. Note this value must be the same for every ramp in a burst.

# 5.15.2.9 pga\_shunt\_stop\_del\_us

```
float adi_dm_ramp_shape_t::pga_shunt_stop_del_us
```

Stop delay for PGA Shunt, in microseconds.

If pga\_shunt\_en is true and this is zero a default value is returned. Note this value must be the same for every ramp in a burst.

#### 5.15.2.10 ramp\_bw\_Mhz

```
float adi_dm_ramp_shape_t::ramp_bw_Mhz
```

Difference between frequency of delay1 and delay0, in megahertz.

### 5.15.2.11 ramp\_count

```
unsigned adi_dm_ramp_shape_t::ramp_count
```

Copied through to adi\_dm\_CalcRamp() ramp\_config output parameter.

#### 5.15.2.12 ref\_freq\_hz

```
uint32_t adi_dm_ramp_shape_t::ref_freq_hz
```

Reference frequency, in hertz.

Must be a value in the range 40 MHz to 80 MHz

#### 5.15.2.13 sample\_start\_time\_us

```
float adi_dm_ramp_shape_t::sample_start_time_us
```

Time to start sampling, measured from start of delay0 in microseconds.

This time includes the decimation filter group delay. See filter\_valid\_delay. When sample\_start\_
time\_us is zero afe\_init\_del is calculated by placing the sample window as far right in slope0 as possible.

#### 5.15.2.14 slope0\_time\_us

```
float adi_dm_ramp_shape_t::slope0_time_us
```

Time for first slope of ramp, in microseconds.

#### 5.15.2.15 slope1\_time\_us

```
float adi_dm_ramp_shape_t::slope1_time_us
```

Time for second slope of ramp, in microseconds.

The documentation for this struct was generated from the following file:

· adi dmdriver.h

# 5.16 adi\_dm\_rfpll\_reconfig\_t Struct Reference

IN parameter to adi\_dm\_RfpllReconfig()

```
#include <adi_dmdriver.h>
```

#### **Data Fields**

uint64\_t ramp\_start\_freq\_hz

Tx output frequency at start of burst.

float ramp\_bw\_Mhz

Maximum ramp bandwidth.

#### 5.16.1 Detailed Description

IN parameter to adi\_dm\_RfpllReconfig()

See also

adi\_dm\_RfpllReconfig

The documentation for this struct was generated from the following file:

· adi\_dmdriver.h

# 5.17 adi\_dm\_tasklist\_pool\_setup\_t Struct Reference

IN parameter to adi\_dm\_TasklistPoolSetup

```
#include <adi_dmdriver.h>
```

#### **Data Fields**

uint32\_t num\_tasklists

Number of tasklists to setup.

uint32\_t \*\* tasklists [ADI\_DM\_NUM\_DIGIMMIC]

Array of arrays containing tasklist in memory format.

uint32\_t \* tasklist\_length [ADI\_DM\_NUM\_DIGIMMIC]

Array of arrays giving the number of words in each tasklist.

#### 5.17.1 Detailed Description

IN parameter to adi\_dm\_TasklistPoolSetup

The *tasklists* array contains *num\_tasklists* tasklists for each device. The *tasklist\_length* array gives the length of each tasklist on each device.

The underlying representation of a tasklist is the machine representation:

- · A tasklist consist of a tasklist control word followed by a number of tasks.
- Tasklist control word is a uint32\_t encoded:
  - bit 31: WDTOUT control
    - \* 0 does not pulse at beginning of tasklist.
    - \* 1 pulses at beginning of tasklist.
  - bits 30:16 reserved.
  - bits 15:0 number of tasks.
- A task is a task control word followed by a variable number of parameters and the watchdog timer window.
  - Task control word is a uint32\_t encoded:

- \* bit 31: WDTOUT configuration. ()
  - · 0: no WDTOUT.
  - · 1: pulse WDTOUT.
  - $\cdot$  This bit along with 16bit task ID acts as future key for the task. Watchdog key = (task control word <<1)|(task control word >>31) If LSB of the key is set, WDTOUT is pulsed out on servicing the watchdog.
- \* bits 30:20 reserved.
- \* bits 19:16 number of dynamic parameter words.
- \* bits 15:0 Task ID. The 16 cmd id defined in ::adar690x fw.h.
- params: as many uint32 t as specified in the task control word.
  - \* If no dynamic parameters are specified the parameters are read from the configuration section, othewise the right number of parameters for the task must be provided. Currently this must be deduced from examples of firmware calls with parameter in the driver.
- uint32\_t: Min cycles for watchdog timer
- uint32\_t: Max cycles for watchdog timer

This is somewhat low level. See examples/tasklist\_util.c for a more abstract interface to building this data structure.

#### See also

adi\_dm\_TasklistPoolSetup

#### 5.17.2 Field Documentation

# 5.17.2.1 tasklist\_length

```
uint32_t* adi_dm_tasklist_pool_setup_t::tasklist_length[ADI_DM_NUM_DIGIMMIC]
```

Array of arrays giving the number of words in each tasklist.

#### 5.17.2.2 tasklists

```
uint32_t** adi_dm_tasklist_pool_setup_t::tasklists[ADI_DM_NUM_DIGIMMIC]
```

Array of arrays containing tasklist in memory format.

The documentation for this struct was generated from the following file:

· adi dmdriver.h

# 5.18 adi\_dm\_temperature\_t Struct Reference

```
IN parameter to adi_dm_TemperatureGet
```

```
#include <adi_dmdriver.h>
```

**Data Fields** 

```
struct {
  float tx_temp_c [ADI_DM_NUM_TX]
  float rx_temp_c [ADI_DM_NUM_RX]
    Temperature at each Tx in Celsius.
  float lochain_temp_c
    Temperature at each Rx in Celsius.
} dm [ADI_DM_NUM_DIGIMMIC]
```

### 5.18.1 Detailed Description

IN parameter to adi\_dm\_TemperatureGet

See also

adi\_dm\_TemperatureGet

#### 5.18.2 Field Documentation

```
5.18.2.1 lochain_temp_c
```

```
float adi_dm_temperature_t::lochain_temp_c
```

Temperature at each Rx in Celsius.

```
5.18.2.2 rx_temp_c
```

```
float adi_dm_temperature_t::rx_temp_c[ADI_DM_NUM_RX]
```

Temperature at each Tx in Celsius.

The documentation for this struct was generated from the following file:

· adi\_dmdriver.h

# 5.19 adi\_dm\_tx\_overlay\_t Struct Reference

Tx Overlay.

```
#include <adi_dmdriver.h>
```

# **Data Fields**

```
• unsigned pa0_phase:7
     Initial phase index for Tx0.
unsigned pa1_phase:7
     Initial phase index for Tx1.
• unsigned pa2 phase:7
     Initial phase index for Tx2.
• unsigned tx_pattern:3
      Transmitters to enable for the ramp.
· unsigned phase step:5
     If non-zero, delay before incrementing phase, in AFE_CLK cycles.
unsigned ramp_stat_bit_0:1
     See "Ramp Status Pins" subsection of [2].
• unsigned ramp_stat_bit_1:1
     See "Ramp Status Pins" subsection of [2].
• unsigned ramp_stat_bit_2:1
     See "Ramp Status Pins" subsection of [2].
```

## 5.19.1 Detailed Description

### Tx Overlay.

Data type equivalent to the contents of the RAMP\_GEN\_TX register used for the tx\_overlay field of adi\_dm\_burst\_profile\_t. A denser encoding of a burst profile which only differs in these elements can be achieved by specifying many tx\_overlays rather than many ramp\_profiles

### 5.19.2 Field Documentation

```
5.19.2.1 pa0_phase
unsigned adi_dm_tx_overlay_t::pa0_phase
Initial phase index for Tx0.

5.19.2.2 pa1_phase
unsigned adi_dm_tx_overlay_t::pa1_phase
Initial phase index for Tx1.
```

```
5.19.2.3 pa2_phase
unsigned adi_dm_tx_overlay_t::pa2_phase
Initial phase index for Tx2.
5.19.2.4 phase_step
{\tt unsigned \ adi\_dm\_tx\_overlay\_t::} {\tt phase\_step}
If non-zero, delay before incrementing phase, in AFE_CLK cycles.
5.19.2.5 ramp_stat_bit_0
unsigned adi_dm_tx_overlay_t::ramp_stat_bit_0
See "Ramp Status Pins" subsection of [2].
5.19.2.6 ramp_stat_bit_1
unsigned adi_dm_tx_overlay_t::ramp_stat_bit_1
See "Ramp Status Pins" subsection of [2].
5.19.2.7 ramp_stat_bit_2
unsigned adi_dm_tx_overlay_t::ramp_stat_bit_2
See "Ramp Status Pins" subsection of [2].
```

### 5.19.2.8 tx\_pattern

 $unsigned \ adi\_dm\_tx\_overlay\_t::tx\_pattern$ 

Transmitters to enable for the ramp.

A bitset.

The documentation for this struct was generated from the following file:

· adi\_dmdriver.h

# 5.20 adi\_dm\_tx\_setup\_t Struct Reference

```
// parameter to adi_dm_TxSetup
#include <adi_dmdriver.h>
```

#### **Data Fields**

```
struct {
    unsigned tx_enable:3
    Bitset.
    unsigned continuous_pa:3
    Continuous Tx.
    int32_t pa_gain_backoff_db [ADI_DM_NUM_TX]
    Tx gain setting specified as negative number of dB to add to max power.
} dm [ADI_DM_NUM_DIGIMMIC]
```

### 5.20.1 Detailed Description

 $\emph{IN}$  parameter to  $\texttt{adi\_dm\_TxSetup}$ 

Alters firmware parameters for Tc=x channels.

See also

```
adi_dm_TxSetup
```

### 5.20.2 Field Documentation

```
5.20.2.1 continuous_pa
```

```
{\tt unsigned \ adi\_dm\_tx\_setup\_t::} continuous\_pa
```

Continuous Tx.

Bitset. Put Tx channel for which corresponding bit is set into continuous mode.

```
5.20.2.2 pa_gain_backoff_db
```

```
int32_t adi_dm_tx_setup_t::pa_gain_backoff_db[ADI_DM_NUM_TX]
```

Tx gain setting specified as negative number of dB to add to max power.

A value between 0 and -10.

#### 5.20.2.3 tx\_enable

```
unsigned adi_dm_tx_setup_t::tx_enable
```

Bitset.

Enable Tx channel for which corresponding bit is set.

The documentation for this struct was generated from the following file:

· adi dmdriver.h

# 5.21 adi\_dm\_write\_rfpll\_period\_t Struct Reference

```
// parameter to adi_dm_WriteRfpllPeriod OUT parameter to adi_dm_CalcRfpllPeriod
#include <adi_dmdriver.h>
```

#### **Data Fields**

· uint32\_t rfpll\_period\_low\_limit

Low limit for BIST103c: RFPLL period check.

uint32\_t rfpll\_period\_high\_limit

High limit for BIST103c: RFPLL period check.

### 5.21.1 Detailed Description

IN parameter to adi\_dm\_WriteRfpllPeriod OUT parameter to adi\_dm\_CalcRfpllPeriod

See also

```
adi_dm_WriteRfpllPeriod, adi_dm_CalcRfpllPeriod
```

The documentation for this struct was generated from the following file:

· adi\_dmdriver.h

# 5.22 adi\_pmic\_freq\_config\_t Struct Reference

Freq Spread Spectrum config register.

```
#include <adi_pmic_driver.h>
```

#### **Data Fields**

· uint32\_t enable

Enable the Frequency Spread Spectrum 0:Disable; 1:Enabled.

· adi\_pmic\_sweep\_depth\_t sweep\_depth

Sweep Depth.

adi\_pmic\_sweep\_freq\_t sweep\_freq

Sweep Freq.

· uint32\_t sync\_en

Enable Sync Function 0:Disabled; 1:Enabled and pin direction determined by sync\_dir.

· uint32\_t sync\_div

Setting frequency on SYNC Pin when it configured as output 0:fsw; 1:fsw/5.

· uint32\_t sync\_dir

Setting SYNC Pin Direction 0: Input; 1: Output.

### 5.22.1 Detailed Description

Freq Spread Spectrum config register.

The documentation for this struct was generated from the following file:

· adi\_pmic\_driver.h

# 5.23 adi\_pmic\_qa\_ctrl\_t Struct Reference

QA Watchdog timer control register.

```
#include <adi_pmic_driver.h>
```

### **Data Fields**

• uint32\_t fast\_window

Set the fast window of the QA watchdog.

uint32\_t slow\_window

Set the slow window of the QA watchdog.

uint32\_t fault\_threshold

If the fault counter >= fault threshold, a fault event happens.

uint32\_t pre\_scale

Set the scale factor which is used to caluclate the fast and slow windows.

• uint32\_t enable

Enable or disable the QA watchdog.

### 5.23.1 Detailed Description

QA Watchdog timer control register.

The documentation for this struct was generated from the following file:

· adi\_pmic\_driver.h

# 5.24 adi\_pmic\_qa\_status\_t Struct Reference

### QA Watchdog timer status register.

```
#include <adi_pmic_driver.h>
```

### **Data Fields**

· uint32\_t fault\_counter

The current number of QA watchdog fault counter.

· uint32\_t bad\_answer

A flag to indicate a bad answer to the QA watchdog.

• uint32\_t single\_fail

A flag to indicate a bad watchdog feed to QA watchdog.

### 5.24.1 Detailed Description

QA Watchdog timer status register.

The documentation for this struct was generated from the following file:

· adi\_pmic\_driver.h

# 5.25 adi\_pmic\_warn\_fault\_settings\_t Struct Reference

Warn/Fault Window setup.

```
#include <adi_pmic_driver.h>
```

#### **Data Fields**

- adi\_pmic\_warn\_fault\_window\_t warnWindow
- adi\_pmic\_threshold\_values\_t thresholdLevels

< Modify the warn window or the fault window 0: faultwindow; 1: warnWindow

• adi\_pmic\_blank\_times\_t blankTime

< The threshold to set the window to

### 5.25.1 Detailed Description

Warn/Fault Window setup.

The documentation for this struct was generated from the following file:

· adi\_pmic\_driver.h

# **Chapter 6**

# **File Documentation**

## 6.1 adar690x fw.h File Reference

Public C interface to the firmware.

#### **Macros**

```
    #define ADI_ADAR690x_CMD_CONFIG_COMPLETE 0xF001

     Install/uninstall scheduler configuration file.

    #define ADI_ADAR690x_CMD_TASKLIST 0xF003

     Execute a tasklist from scheduler file.

    #define ADI_ADAR690x_FW_BOOTPARSE 0x101

     See Table 1 in [1].

    #define ADI_ADAR690x_FW_ADCPLL_INIT 0x201

     See Table 1 in [1].

    #define ADI_ADAR690x_FW_ADCPLL_MUX_OUT 0x203

     See Table 1 in [1].
• #define ADI_ADAR690x_FW_RFPLL_INIT 0x301
     See Table 1 in [1].

    #define ADI_ADAR690x_FW_RFPLL_MUX_OUT 0x303

     See Table 1 in [1].

    #define ADI_ADAR690x_FW_RFPLL_LOCK 0x304

     See Table 1 in [1].

    #define ADI_ADAR690x_FW_RAMP_TRIG 0x30A

     See Table 1 in [1].

    #define ADI_ADAR690x_FW_CHIP_INIT 0xF01

     See Table 1 in [1].

    #define ADI_ADAR690x_FW_TEMP_MEASURE 0x1001

     See Table 1 in [1].
• #define ADI_ADAR690x_FW_CAL_READ 0x1101
     See Table 1 in [1].

    #define ADI_ADAR690x_FW_ADCPLL_ALIGN 0x1501

     See Table 1 in [1].
```

#define ADI ADAR690x FW POWER MANAGE 0x1701

See Table 1 in [1].

```
    #define ADI_ADAR690x_FW_RMW 0x1901

     See Table 1 in [1].

    #define ADI ADAR690x FW MEAS PWR DET 0x1E01

     See Table 1 in [1].
#define ADI_ADAR690x_FW_MEAS_PWR_DET_OFF 0x1E02
     See Table 1 in [1].

    #define ADI_ADAR690x_FW_MEAS_PWR_DET_CLR 0x1E03

     See Table 1 in [1].

    #define ADI_ADAR690x_FW_EXT_TRIG_EN 0x1F01

     See Table 1 in [1].

    #define ADI ADAR690x FW EXT TRIG DIS 0x1F02

     See Table 1 in [1].

    #define ADI_ADAR690x_FW_RFPLL_BOW_CAL 0x307

     See Table 2 in [1].
• #define ADI_ADAR690x_FW_RFPLL_RAMP_SETUP 0x30C
     See Table 2 in [1].

    #define ADI_ADAR690x_FW_LOCHAIN_CAL 0x602

     See Table 2 in [1].

    #define ADI_ADAR690x_FW_FLASH_ADC_CAL 0x705

     See Table 2 in [1].

    #define ADI_ADAR690x_FW_HPF_CAL 0x805

     See Table 2 in [1].

    #define ADI ADAR690x FW HPF CAL SINGLE CHAN 0x806

     Undocumented internal function.

    #define ADI_ADAR690x_FW_ADC_PHASE_CAL 0xA05

     See Table 2 in [1].

    #define ADI_ADAR690x_FW_PGA_CAL 0xB05

     See Table 2 in [1].

    #define ADI_ADAR690x_FW_TXPA_CAL 0xC01

     See Table 2 in [1].

    #define ADI_ADAR690x_FW_TXPA_ADJ 0xC02

     See Table 2 in [1].
• #define ADI_ADAR690x_FW_RXGAIN_CAL 0x1801
     See Table 2 in [1].

    #define ADI_ADAR690x_FW_PWR_SUP_CHK 0xD01

     See Table 3 in [1].

    #define ADI ADAR690x FW CRC CHK 0xD02

     See Table 3 in [1].

    #define ADI_ADAR690x_FW_RX_BASEBAND_CHK 0xD03

     See Table 3 in [1].

    #define ADI ADAR690x FW RX CHAIN CHK 0xD04

     See Table 3 in [1].

    #define ADI_ADAR690x_FW_TX_PWR_CHK 0xD06

     See Table 3 in [1].

    #define ADI_ADAR690x_FW_AUXADC_DIAG_CHK 0xD07

     See Table 3 in [1].

    #define ADI_ADAR690x_FW_PWR_DET_FAULT_CHK 0xD0B

     See Table 3 in [1].

    #define ADI ADAR690x FW TX ISOL CHK 0xD0E

     See Table 3 in [1].

    #define ADI_ADAR690x_FW_TX_LOAD_CHK 0xD0F
```

See Table 3 in [1].

• #define ADI\_ADAR690x\_FW\_RX\_BASEBAND\_LATENT\_CHK 0xD12

See Table 3 in [1].

#define ADI\_ADAR690x\_FW\_ADCPLL\_CHK 0xD13

See Table 3 in [1].

• #define ADI ADAR690x FW RFPLL CHK 0xD14

See Table 3 in [1].

#define ADI\_ADAR690x\_FW\_CRC\_CALC\_CHK 0xD15

See Table 3 in [1].

#define ADI\_ADAR690x\_FW\_RX\_FILTER\_CHK 0xD16

See Table 3 in [1].

#define ADI\_ADAR690x\_FW\_RX\_OVERFLOW\_CHK 0xD17

See Table 3 in [1].

#define ADI\_ADAR690x\_FW\_RFPLL\_PERIOD\_CHK 0xD19

See Table 3 in [1].

#define ADI\_ADAR690x\_MINCYC\_BOOTPARSE 226170

Minimum cycle time for ADI\_ADAR690x\_FW\_BOOTPARSE.

#define ADI\_ADAR690x\_MAXCYC\_BOOTPARSE 226170

Maximum cycle time for ADI\_ADAR690x\_FW\_BOOTPARSE.

#define ADI ADAR690x MINCYC ADCPLL INIT 347774

Minimum cycle time for ADI\_ADAR690x\_FW\_ADCPLL\_INIT.

• #define ADI\_ADAR690x\_MAXCYC\_ADCPLL\_INIT 7784856

Maximum cycle time for ADI ADAR690x FW ADCPLL INIT.

#define ADI\_ADAR690x\_MINCYC\_ADCPLL\_MUX\_OUT 1685

Minimum cycle time for ADI\_ADAR690x\_FW\_ADCPLL\_MUX\_OUT.

#define ADI\_ADAR690x\_MAXCYC\_ADCPLL\_MUX\_OUT 1693

Maximum cycle time for ADI\_ADAR690x\_FW\_ADCPLL\_MUX\_OUT.

#define ADI ADAR690x MINCYC RFPLL INIT 388013

Minimum cycle time for ADI\_ADAR690x\_FW\_RFPLL\_INIT.

#define ADI\_ADAR690x\_MAXCYC\_RFPLL\_INIT 8260402

Maximum cycle time for ADI\_ADAR690x\_FW\_RFPLL\_INIT.

#define ADI\_ADAR690x\_MINCYC\_RFPLL\_MUX\_OUT 1704

Minimum cycle time for ADI\_ADAR690x\_FW\_RFPLL\_MUX\_OUT.

#define ADI\_ADAR690x\_MAXCYC\_RFPLL\_MUX\_OUT 1713

Maximum cycle time for ADI ADAR690x FW RFPLL MUX OUT.

#define ADI\_ADAR690x\_MINCYC\_RFPLL\_LOCK 45935

Minimum cycle time for ADI\_ADAR690x\_FW\_RFPLL\_LOCK.

#define ADI\_ADAR690x\_MAXCYC\_RFPLL\_LOCK 88802

Maximum cycle time for ADI\_ADAR690x\_FW\_RFPLL\_LOCK.

#define ADI\_ADAR690x\_MINCYC\_RAMP\_TRIG 1571

Minimum cycle time for ADI\_ADAR690x\_FW\_RAMP\_TRIG.

#define ADI ADAR690x MAXCYC RAMP TRIG 1571

Maximum cycle time for ADI ADAR690x FW RAMP TRIG.

#define ADI\_ADAR690x\_MINCYC\_CHIP\_INIT 222952

Minimum cycle time for ADI ADAR690x FW CHIP INIT.

#define ADI\_ADAR690x\_MAXCYC\_CHIP\_INIT 222952

Maximum cycle time for ADI\_ADAR690x\_FW\_CHIP\_INIT.

#define ADI\_ADAR690x\_MINCYC\_TEMP\_MEASURE 55328

Minimum cycle time for ADI\_ADAR690x\_FW\_TEMP\_MEASURE.

#define ADI\_ADAR690x\_MAXCYC\_TEMP\_MEASURE 55328

Maximum cycle time for ADI\_ADAR690x\_FW\_TEMP\_MEASURE.

#define ADI\_ADAR690x\_MINCYC\_CAL\_READ 37766
 Minimum cycle time for ADI\_ADAR690x\_FW\_CAL\_READ.

#define ADI\_ADAR690x\_MAXCYC\_CAL\_READ 37766

Maximum cycle time for ADI\_ADAR690x\_FW\_CAL\_READ.

#define ADI\_ADAR690x\_MINCYC\_ADCPLL\_ALIGN 0

Minimum cycle time for ADI\_ADAR690x\_FW\_ADCPLL\_ALIGN.

#define ADI ADAR690x MAXCYC ADCPLL ALIGN 0

Maximum cycle time for ADI\_ADAR690x\_FW\_ADCPLL\_ALIGN.

#define ADI\_ADAR690x\_MINCYC\_POWER\_MANAGE 228479

Minimum cycle time for ADI\_ADAR690x\_FW\_POWER\_MANAGE.

#define ADI ADAR690x MAXCYC POWER MANAGE 228479

Maximum cycle time for ADI\_ADAR690x\_FW\_POWER\_MANAGE.

#define ADI\_ADAR690x\_MINCYC\_RMW 1650

Minimum cycle time for ADI\_ADAR690x\_FW\_RMW.

#define ADI\_ADAR690x\_MAXCYC\_RMW 1650

Maximum cycle time for ADI\_ADAR690x\_FW\_RMW.

#define ADI\_ADAR690x\_MINCYC\_MEAS\_PWR\_DET 0

Minimum cycle time for ADI ADAR690x FW MEAS PWR DET.

#define ADI ADAR690x MAXCYC MEAS PWR DET 0

Maximum cycle time for ADI\_ADAR690x\_FW\_MEAS\_PWR\_DET.

#define ADI\_ADAR690x\_MINCYC\_MEAS\_PWR\_DET\_OFF 50624

Minimum cycle time for ADI\_ADAR690x\_FW\_MEAS\_PWR\_DET\_OFF.

#define ADI\_ADAR690x\_MAXCYC\_MEAS\_PWR\_DET\_OFF 50624
 Maximum cycle time for ADI\_ADAR690x\_FW\_MEAS\_PWR\_DET\_OFF.

• #define ADI\_ADAR690x\_MINCYC\_MEAS\_PWR\_DET\_CLR 1988

Minimum cycle time for ADI ADAR690x FW MEAS PWR DET CLR.

#define ADI\_ADAR690x\_MAXCYC\_MEAS\_PWR\_DET\_CLR 1988

Maximum cycle time for ADI\_ADAR690x\_FW\_MEAS\_PWR\_DET\_CLR.

#define ADI\_ADAR690x\_MINCYC\_EXT\_TRIG\_EN 2277

Minimum cycle time for ADI\_ADAR690x\_FW\_EXT\_TRIG\_EN.

#define ADI\_ADAR690x\_MAXCYC\_EXT\_TRIG\_EN 2277

Maximum cycle time for ADI\_ADAR690x\_FW\_EXT\_TRIG\_EN.

#define ADI\_ADAR690x\_MINCYC\_EXT\_TRIG\_DIS 2277

Minimum cycle time for ADI\_ADAR690x\_FW\_EXT\_TRIG\_DIS.

#define ADI\_ADAR690x\_MAXCYC\_EXT\_TRIG\_DIS 2277

Maximum cycle time for ADI\_ADAR690x\_FW\_EXT\_TRIG\_DIS.

#define ADI\_ADAR690x\_MINCYC\_RFPLL\_BOW\_CAL 69353

Minimum cycle time for ADI ADAR690x FW RFPLL BOW CAL.

#define ADI ADAR690x MAXCYC RFPLL BOW CAL 111609

Maximum cycle time for ADI\_ADAR690x\_FW\_RFPLL\_BOW\_CAL.

#define ADI\_ADAR690x\_MINCYC\_RFPLL\_RAMP\_SETUP 187343
 Minimum cycle time for ADI\_ADAR690x\_FW\_RFPLL\_RAMP\_SETUP.

• #define ADI\_ADAR690x\_MAXCYC\_RFPLL\_RAMP\_SETUP 382398

Maximum cycle time for ADI\_ADAR690x\_FW\_RFPLL\_RAMP\_SETUP.

#define ADI ADAR690x MINCYC LOCHAIN CAL 375766

Minimum cycle time for ADI\_ADAR690x\_FW\_LOCHAIN\_CAL.

#define ADI\_ADAR690x\_MAXCYC\_LOCHAIN\_CAL 375766

Maximum cycle time for ADI\_ADAR690x\_FW\_LOCHAIN\_CAL.

#define ADI ADAR690x MINCYC FLASH ADC CAL 173965

Minimum cycle time for ADI ADAR690x FW FLASH ADC CAL.

#define ADI ADAR690x MAXCYC FLASH ADC CAL 173965

Maximum cycle time for ADI\_ADAR690x\_FW\_FLASH\_ADC\_CAL.

#define ADI\_ADAR690x\_MINCYC\_HPF\_CAL 223669

Minimum cycle time for ADI\_ADAR690x\_FW\_HPF\_CAL.

#define ADI ADAR690x MAXCYC HPF CAL 384914

Maximum cycle time for ADI\_ADAR690x\_FW\_HPF\_CAL.

#define ADI\_ADAR690x\_MINCYC\_HPF\_CAL\_SINGLE\_CHAN 0

Minimum cycle time for ADI\_ADAR690x\_FW\_HPF\_CAL\_SINGLE\_CHAN.

#define ADI\_ADAR690x\_MAXCYC\_HPF\_CAL\_SINGLE\_CHAN 0

Maximum cycle time for ADI\_ADAR690x\_FW\_HPF\_CAL\_SINGLE\_CHAN.

#define ADI\_ADAR690x\_MINCYC\_ADC\_PHASE\_CAL 175759

Minimum cycle time for ADI ADAR690x FW ADC PHASE CAL.

#define ADI\_ADAR690x\_MAXCYC\_ADC\_PHASE\_CAL 175759

Maximum cycle time for ADI\_ADAR690x\_FW\_ADC\_PHASE\_CAL.

#define ADI\_ADAR690x\_MINCYC\_PGA\_CAL 28941

Minimum cycle time for ADI\_ADAR690x\_FW\_PGA\_CAL.

#define ADI ADAR690x MAXCYC PGA CAL 28941

Maximum cycle time for ADI\_ADAR690x\_FW\_PGA\_CAL.

#define ADI\_ADAR690x\_MINCYC\_TXPA\_CAL 438563

Minimum cycle time for ADI\_ADAR690x\_FW\_TXPA\_CAL.

#define ADI ADAR690x MAXCYC TXPA CAL 438563

Maximum cycle time for ADI\_ADAR690x\_FW\_TXPA\_CAL.

#define ADI\_ADAR690x\_MINCYC\_TXPA\_ADJ 438563

Minimum cycle time for ADI ADAR690x FW TXPA ADJ.

#define ADI\_ADAR690x\_MAXCYC\_TXPA\_ADJ 438563

Maximum cycle time for ADI\_ADAR690x\_FW\_TXPA\_ADJ.

#define ADI\_ADAR690x\_MINCYC\_RXGAIN\_CAL 1962

Minimum cycle time for ADI\_ADAR690x\_FW\_RXGAIN\_CAL.

#define ADI\_ADAR690x\_MAXCYC\_RXGAIN\_CAL 1962

Maximum cycle time for ADI\_ADAR690x\_FW\_RXGAIN\_CAL.

#define ADI\_ADAR690x\_MINCYC\_PWR\_SUP\_CHK 5341

Minimum cycle time for ADI\_ADAR690x\_FW\_PWR\_SUP\_CHK.

#define ADI\_ADAR690x\_MAXCYC\_PWR\_SUP\_CHK 74929

Maximum cycle time for ADI\_ADAR690x\_FW\_PWR\_SUP\_CHK.

#define ADI\_ADAR690x\_MINCYC\_CRC\_CHK 800

Minimum cycle time for ADI\_ADAR690x\_FW\_CRC\_CHK.

#define ADI\_ADAR690x\_MAXCYC\_CRC\_CHK 400550

Maximum cycle time for ADI\_ADAR690x\_FW\_CRC\_CHK.

#define ADI\_ADAR690x\_MINCYC\_RX\_BASEBAND\_CHK 701027

Minimum cycle time for ADI\_ADAR690x\_FW\_RX\_BASEBAND\_CHK.

#define ADI\_ADAR690x\_MAXCYC\_RX\_BASEBAND\_CHK 798531

Maximum cycle time for ADI\_ADAR690x\_FW\_RX\_BASEBAND\_CHK.

#define ADI\_ADAR690x\_MINCYC\_RX\_CHAIN\_CHK 430846

Minimum cycle time for ADI\_ADAR690x\_FW\_RX\_CHAIN\_CHK.

#define ADI\_ADAR690x\_MAXCYC\_RX\_CHAIN\_CHK 527713

Maximum cycle time for ADI\_ADAR690x\_FW\_RX\_CHAIN\_CHK.

#define ADI\_ADAR690x\_MINCYC\_TX\_PWR\_CHK 35780

Minimum cycle time for ADI\_ADAR690x\_FW\_TX\_PWR\_CHK.

#define ADI\_ADAR690x\_MAXCYC\_TX\_PWR\_CHK 35780

Maximum cycle time for ADI\_ADAR690x\_FW\_TX\_PWR\_CHK.

#define ADI\_ADAR690x\_MINCYC\_AUXADC\_DIAG\_CHK 9283

Minimum cycle time for ADI\_ADAR690x\_FW\_AUXADC\_DIAG\_CHK.

#define ADI\_ADAR690x\_MAXCYC\_AUXADC\_DIAG\_CHK 9283
 Maximum cycle time for ADI\_ADAR690x\_FW\_AUXADC\_DIAG\_CHK.

#define ADI\_ADAR690x\_MINCYC\_PWR\_DET\_FAULT\_CHK 20799

Minimum cycle time for ADI\_ADAR690x\_FW\_PWR\_DET\_FAULT\_CHK.

#define ADI\_ADAR690x\_MAXCYC\_PWR\_DET\_FAULT\_CHK 20799

Maximum cycle time for ADI\_ADAR690x\_FW\_PWR\_DET\_FAULT\_CHK.

#define ADI ADAR690x MINCYC TX ISOL CHK 26608

Minimum cycle time for ADI\_ADAR690x\_FW\_TX\_ISOL\_CHK.

#define ADI ADAR690x MAXCYC TX ISOL CHK 26608

Maximum cycle time for ADI\_ADAR690x\_FW\_TX\_ISOL\_CHK.

#define ADI ADAR690x MINCYC TX LOAD CHK 55730

Minimum cycle time for ADI ADAR690x FW TX LOAD CHK.

#define ADI\_ADAR690x\_MAXCYC\_TX\_LOAD\_CHK 55730

Maximum cycle time for ADI\_ADAR690x\_FW\_TX\_LOAD\_CHK.

#define ADI\_ADAR690x\_MINCYC\_RX\_BASEBAND\_LATENT\_CHK 353504

Minimum cycle time for ADI\_ADAR690x\_FW\_RX\_BASEBAND\_LATENT\_CHK.

#define ADI\_ADAR690x\_MAXCYC\_RX\_BASEBAND\_LATENT\_CHK 353504

Maximum cycle time for ADI ADAR690x FW RX BASEBAND LATENT CHK.

#define ADI ADAR690x MINCYC ADCPLL CHK 202665

Minimum cycle time for ADI\_ADAR690x\_FW\_ADCPLL\_CHK.

#define ADI\_ADAR690x\_MAXCYC\_ADCPLL\_CHK 202665

Maximum cycle time for ADI ADAR690x FW ADCPLL CHK.

#define ADI ADAR690x MINCYC RFPLL CHK 219808

Minimum cycle time for ADI\_ADAR690x\_FW\_RFPLL\_CHK.

#define ADI\_ADAR690x\_MAXCYC\_RFPLL\_CHK 219808

Maximum cycle time for ADI\_ADAR690x\_FW\_RFPLL\_CHK.

#define ADI\_ADAR690x\_MINCYC\_CRC\_CALC\_CHK 475

Minimum cycle time for ADI\_ADAR690x\_FW\_CRC\_CALC\_CHK.

#define ADI\_ADAR690x\_MAXCYC\_CRC\_CALC\_CHK 475

Maximum cycle time for ADI\_ADAR690x\_FW\_CRC\_CALC\_CHK.

#define ADI\_ADAR690x\_MINCYC\_RX\_FILTER\_CHK 7078

Minimum cycle time for ADI\_ADAR690x\_FW\_RX\_FILTER\_CHK.

#define ADI\_ADAR690x\_MAXCYC\_RX\_FILTER\_CHK 7078

Maximum cycle time for ADI\_ADAR690x\_FW\_RX\_FILTER\_CHK.

#define ADI\_ADAR690x\_MINCYC\_RX\_OVERFLOW\_CHK 248

Minimum cycle time for ADI\_ADAR690x\_FW\_RX\_OVERFLOW\_CHK.

#define ADI\_ADAR690x\_MAXCYC\_RX\_OVERFLOW\_CHK 248

Maximum cycle time for ADI\_ADAR690x\_FW\_RX\_OVERFLOW\_CHK.

#define ADI ADAR690x MINCYC RFPLL PERIOD CHK 238

Minimum cycle time for ADI\_ADAR690x\_FW\_RFPLL\_PERIOD\_CHK.

#define ADI\_ADAR690x\_MAXCYC\_RFPLL\_PERIOD\_CHK 238
 Maximum cycle time for ADI\_ADAR690x\_FW\_RFPLL\_PERIOD\_CHK.

• #define ADI\_ADAR690x\_MINCYC\_CONFIG\_COMPLETE 0

Minimum cycle time for ADI\_ADAR690x\_FW\_CONFIG\_COMPLETE.

#define ADI ADAR690x MAXCYC CONFIG COMPLETE 0

Maximum cycle time for ADI\_ADAR690x\_FW\_CONFIG\_COMPLETE.

#define ADI\_ADAR690x\_MINCYC\_TASKLIST 0

Minimum cycle time for ADI\_ADAR690x\_FW\_TASKLIST.

#define ADI ADAR690x MAXCYC TASKLIST 0

Maximum cycle time for ADI ADAR690x FW TASKLIST.

#define ADI\_ADAR690x\_OFF\_FW\_ICCM\_LOAD\_ADDR 0x1FDF4

Offset of ICCM file load address in ICCM file.

#define ADI\_ADAR690x\_OFF\_FW\_DCCM\_LOAD\_ADDR 0x1FDF8

Offset of DCCM file load address in ICCM file.

#define ADI ADAR690x OFF FW VERSION 0x1FDFC

Offset of firmware version in ICCM file.

• #define ADI ADAR690x DMA BASE POINTER 0x80008400UL

See DMA (DIRECT MEMORY ACCESS) in [1].

#define ADI ADAR690x DMA AREA BASE 0x80008600UL

See DMA (DIRECT MEMORY ACCESS) in [1].

#define ADI\_ADAR690x\_DMA\_AREA\_SIZE 14848UL

See DMA (DIRECT MEMORY ACCESS) in [1].

• #define ADI\_ADAR690x\_CFG\_SPI\_CMD 0x80000800

See SENDING COMMANDS OVER SPI in [1].

• #define ADI\_ADAR690x\_CFG\_BASE 0x80006000

See CONFIGURATION TABLE in [1].

#define ADI\_ADAR690x\_STS\_BASE 0x80004800

See STATUS TABLE [1].

- #define ADI\_ADAR690x\_CFG\_REF\_FREQ\_HZ (ADI\_ADAR690x\_CFG\_BASE+0x0)
   See Table 4 in [1].
- #define ADI\_ADAR690x\_CFG\_RFPLL\_LOOP\_BW\_HZ (ADI\_ADAR690x\_CFG\_BASE+0x4)

  See Table 4 in [1].
- #define ADI\_ADAR690x\_CFG\_RAMP\_START\_FREQ\_HZ (ADI\_ADAR690x\_CFG\_BASE+0x8)
   See Table 4 in [1].
- #define ADI\_ADAR690x\_CFG\_RAMP\_BW\_MHZ (ADI\_ADAR690x\_CFG\_BASE+0x10)

  See Table 4 in [1].
- #define ADI\_ADAR690x\_CFG\_CASCADED (ADI\_ADAR690x\_CFG\_BASE+0x20)

  See Table 4 in [1].
- #define ADI\_ADAR690x\_CFG\_POWER\_DOWN\_AUTO\_US (ADI\_ADAR690x\_CFG\_BASE+0x24)
   See Table 4 in [1].
- #define ADI\_ADAR690x\_CFG\_HPF\_FC\_RX\_CHAN0 (ADI\_ADAR690x\_CFG\_BASE+0x28)
   See Table 4 in [1].
- #define ADI\_ADAR690x\_CFG\_HPF\_FC\_RX\_CHAN1 (ADI\_ADAR690x\_CFG\_BASE+0x2C)
   See Table 4 in [1].
- #define ADI\_ADAR690x\_CFG\_HPF\_FC\_RX\_CHAN2 (ADI\_ADAR690x\_CFG\_BASE+0x30)

  See Table 4 in [1].
- #define ADI\_ADAR690x\_CFG\_HPF\_FC\_RX\_CHAN3 (ADI\_ADAR690x\_CFG\_BASE+0x34)

  See Table 4 in [1].
- #define ADI\_ADAR690x\_CFG\_HPF\_GAIN\_RX\_CHAN0 (ADI\_ADAR690x\_CFG\_BASE+0x38)
   See Table 4 in [1].
- #define ADI\_ADAR690x\_CFG\_HPF\_GAIN\_RX\_CHAN1 (ADI\_ADAR690x\_CFG\_BASE+0x3C)
   See Table 4 in [1].
- #define ADI\_ADAR690x\_CFG\_HPF\_GAIN\_RX\_CHAN2 (ADI\_ADAR690x\_CFG\_BASE+0x40)
   See Table 4 in [1].
- #define ADI\_ADAR690x\_CFG\_HPF\_GAIN\_RX\_CHAN3 (ADI\_ADAR690x\_CFG\_BASE+0x44)

  See Table 4 in [1].
- #define ADI\_ADAR690x\_CFG\_PGA\_GAIN\_RX\_CHAN0 (ADI\_ADAR690x\_CFG\_BASE+0x48)

  See Table 4 in [1].
- #define ADI\_ADAR690x\_CFG\_PGA\_GAIN\_RX\_CHAN1 (ADI\_ADAR690x\_CFG\_BASE+0x4C)
   See Table 4 in [1].
- #define ADI\_ADAR690x\_CFG\_PGA\_GAIN\_RX\_CHAN2 (ADI\_ADAR690x\_CFG\_BASE+0x50)
   See Table 4 in [1].

```
    #define ADI_ADAR690x_CFG_PGA_GAIN_RX_CHAN3 (ADI_ADAR690x_CFG_BASE+0x54)
    See Table 4 in [1].
    #define ADI_ADAR690x_CFG_PWR_TX0 (ADI_ADAR690x_CFG_BASE+0x5C)
```

#define ADI\_ADAR690x\_CFG\_PWR\_TX1 (ADI\_ADAR690x\_CFG\_BASE+0x60)
 See Table 4 in [1].

See Table 4 in [1].

- #define ADI\_ADAR690x\_CFG\_PWR\_TX2 (ADI\_ADAR690x\_CFG\_BASE+0x64)
   See Table 4 in [1].
- #define ADI\_ADAR690x\_CFG\_CRC\_USER\_AREA\_ADDR (ADI\_ADAR690x\_CFG\_BASE+0x68)
   See Table 4 in [1].
- #define ADI\_ADAR690x\_CFG\_CRC\_USER\_AREA\_COUNT (ADI\_ADAR690x\_CFG\_BASE+0x6C)
   See Table 4 in [1].
- #define ADI\_ADAR690x\_CFG\_TIMING\_COMP\_EN (ADI\_ADAR690x\_CFG\_BASE+0x70)
   See Table 4 in [1].
- #define ADI\_ADAR690x\_CFG\_VDDIO\_MIN\_VOLT (ADI\_ADAR690x\_CFG\_BASE+0x88)
   See Table 4 in [1].
- #define ADI\_ADAR690x\_CFG\_VDDIO\_MAX\_VOLT (ADI\_ADAR690x\_CFG\_BASE+0xB4)
   See Table 4 in [1].
- #define ADI\_ADAR690x\_CFG\_ADC\_GAIN\_RX\_CHAN0 (ADI\_ADAR690x\_CFG\_BASE+0xDC)

  See Table 4 in [1].
- #define ADI\_ADAR690x\_CFG\_ADC\_GAIN\_RX\_CHAN1 (ADI\_ADAR690x\_CFG\_BASE+0xE0)

  See Table 4 in [1].
- #define ADI\_ADAR690x\_CFG\_ADC\_GAIN\_RX\_CHAN2 (ADI\_ADAR690x\_CFG\_BASE+0xE4)
   See Table 4 in [1].
- #define ADI\_ADAR690x\_CFG\_ADC\_GAIN\_RX\_CHAN3 (ADI\_ADAR690x\_CFG\_BASE+0xE8)
   See Table 4 in [1].
- #define ADI\_ADAR690x\_CFG\_PWR\_SUP\_CHK (ADI\_ADAR690x\_CFG\_BASE+0xEC)
   See Table 4 in [1].
- #define ADI\_ADAR690x\_CFG\_PAT\_SEL\_TEST\_TONE (ADI\_ADAR690x\_CFG\_BASE+0x100)
   See Table 4 in [1].
- #define ADI\_ADAR690x\_CFG\_CHANNEL\_SEL\_TEST\_TONE (ADI\_ADAR690x\_CFG\_BASE+0x104)
   See Table 4 in [1].
- #define ADI\_ADAR690x\_CFG\_POWER\_MANAGE (ADI\_ADAR690x\_CFG\_BASE+0x108)
   See Table 4 in [1].
- #define ADI\_ADAR690x\_CFG\_CONTINUOUS\_PA (ADI\_ADAR690x\_CFG\_BASE+0x10C)
   See Table 4 in [1].
- #define ADI\_ADAR690x\_CFG\_PWRDN\_INTERRUPT (ADI\_ADAR690x\_CFG\_BASE+0x110)
   See Table 4 in [1].
- #define ADI\_ADAR690x\_CFG\_MEAS\_REL\_GAIN\_MISMATCH\_0 (ADI\_ADAR690x\_CFG\_BASE+0x13C)

  See Table 4 in [1].
- #define ADI\_ADAR690x\_CFG\_MEAS\_REL\_GAIN\_MISMATCH\_1 (ADI\_ADAR690x\_CFG\_BASE+0x140)
   See Table 4 in [1].
- #define ADI\_ADAR690x\_CFG\_MEAS\_REL\_GAIN\_MISMATCH\_2 (ADI\_ADAR690x\_CFG\_BASE+0x144)
   See Table 4 in [1].
- #define ADI\_ADAR690x\_CFG\_MEAS\_REL\_GAIN\_MISMATCH\_3 (ADI\_ADAR690x\_CFG\_BASE+0x148)

  See Table 4 in [1].
- #define ADI\_ADAR690x\_CFG\_MEAS\_REL\_GAIN\_MISMATCH\_4 (ADI\_ADAR690x\_CFG\_BASE+0x14C)
   See Table 4 in [1].
- #define ADI\_ADAR690x\_CFG\_MEAS\_REL\_GAIN\_MISMATCH\_5 (ADI\_ADAR690x\_CFG\_BASE+0x150)
   See Table 4 in [1].
- #define ADI ADAR690x CFG OP PWR TX0 (ADI ADAR690x CFG BASE+0x154)

```
See Table 4 in [1].

    #define ADI_ADAR690x_CFG_OP_PWR_TX1 (ADI_ADAR690x_CFG_BASE+0x158)

    See Table 4 in [1].

    #define ADI ADAR690x CFG OP PWR TX2 (ADI ADAR690x CFG BASE+0x15C)

    See Table 4 in [1].

    #define ADI_ADAR690x_CFG_TX_LOAD_T0_TX0 (ADI_ADAR690x_CFG_BASE+0x16C)

    See Table 4 in [1].

    #define ADI ADAR690x CFG TX LOAD T0 TX1 (ADI ADAR690x CFG BASE+0x170)

    See Table 4 in [1].

    #define ADI_ADAR690x_CFG_TX_LOAD_T0_TX2 (ADI_ADAR690x_CFG_BASE+0x174)

    See Table 4 in [1].

    #define ADI_ADAR690x_CFG_RFPLL_PERIOD_LOW_LIM (ADI_ADAR690x_CFG_BASE+0x180)

    See Table 4 in [1].
• #define ADI_ADAR690x_CFG_RFPLL_PERIOD_HIGH_LIM (ADI_ADAR690x_CFG_BASE+0x184)
    See Table 4 in [1].

    #define ADI ADAR690x CFG RX CHAIN CHK (ADI ADAR690x CFG BASE+0x19C)

    See Table 4 in [1].

    #define ADI_ADAR690x_CFG_PWR_DET_MEAS (ADI_ADAR690x_CFG_BASE+0x1A0)

    See Table 4 in [1].

    #define ADI ADAR690x CFG SYS CAL ENABLE (ADI ADAR690x CFG BASE+0x1A4)

    See Table 4 in [1].

    #define ADI_ADAR690x_CFG_DMA_OFFSETS_SEL (ADI_ADAR690x_CFG_BASE+0x1A8)

    See Table 4 in [1].

    #define ADI_ADAR690x_CFG_LOCHAIN_MST_SLV_SYNC (ADI_ADAR690x_CFG_BASE+0x1B0)

    See Table 4 in [1].

    #define ADI_ADAR690x_CFG_CRC_GROUP_SELECT (ADI_ADAR690x_CFG_BASE+0x304)

    See Table 4 in [1].

    #define ADI ADAR690x CFG CRC SIGNATURE SELECT (ADI ADAR690x CFG BASE+0x308)

    See Table 4 in [1].

    #define ADI ADAR690x CFG CONFIG BLOCK LEN (ADI ADAR690x CFG BASE+0x30C)

    See Table 4 in [1].

    #define ADI ADAR690x CFG CONFIG BLOCK CRC (ADI ADAR690x CFG BASE+0x310)

    See Table 4 in [1].

    #define ADI ADAR690x MIN REF FREQ HZ (40000000UL)

    See Table 4 in [1].
#define ADI_ADAR690x_MAX_REF_FREQ_HZ (80000000UL)
    See Table 4 in [1].

    #define ADI_ADAR690x_MIN_RFPLL_LOOP_BW_HZ (100000UL)

    See Table 4 in [1].

    #define ADI_ADAR690x_MAX_RFPLL_LOOP_BW_HZ (1000000UL)

    See Table 4 in [1].

    #define ADI ADAR690x MIN RAMP START FREQ HZ (76000000000ULL)

    See Table 4 in [1].

    #define ADI ADAR690x MAX RAMP START FREQ HZ (8100000000ULL)

    See Table 4 in [1].
• #define ADI_ADAR690x_MIN_RAMP_BW_MHZ (-5000.0F)
    See Table 4 in [1].

    #define ADI_ADAR690x_MAX_RAMP_BW_MHZ (5000.0F)

    See Table 4 in [1].

    #define ADI_ADAR690x_MIN_CASCADED (0UL)

    See Table 4 in [1].
```

```
    #define ADI_ADAR690x_MAX_CASCADED (1UL)

     See Table 4 in [1].
• #define ADI ADAR690x MIN POWER DOWN AUTO US (0UL)
     See Table 4 in [1].

    #define ADI_ADAR690x_MAX_POWER_DOWN_AUTO_US (1000000UL)

     See Table 4 in [1].

    #define ADI_ADAR690x_MIN_HPF_FC_RX_CHAN0 (0UL)

     See Table 4 in [1].
• #define ADI_ADAR690x_MAX_HPF_FC_RX_CHAN0 (6UL)
    See Table 4 in [1].

    #define ADI ADAR690x MIN HPF FC RX CHAN1 (0UL)

     See Table 4 in [1].

    #define ADI_ADAR690x_MAX_HPF_FC_RX_CHAN1 (6UL)

     See Table 4 in [1].

    #define ADI_ADAR690x_MIN_HPF_FC_RX_CHAN2 (0UL)

    See Table 4 in [1].

    #define ADI_ADAR690x_MAX_HPF_FC_RX_CHAN2 (6UL)

     See Table 4 in [1].

    #define ADI_ADAR690x_MIN_HPF_FC_RX_CHAN3 (0UL)

     See Table 4 in [1].
• #define ADI_ADAR690x_MAX_HPF_FC_RX_CHAN3 (6UL)
    See Table 4 in [1].

    #define ADI_ADAR690x_MIN_HPF_GAIN_RX_CHAN0 (0UL)

     See Table 4 in [1].

    #define ADI_ADAR690x_MAX_HPF_GAIN_RX_CHAN0 (2UL)

    See Table 4 in [1].

    #define ADI_ADAR690x_MIN_HPF_GAIN_RX_CHAN1 (0UL)

     See Table 4 in [1].

    #define ADI_ADAR690x_MAX_HPF_GAIN_RX_CHAN1 (2UL)

     See Table 4 in [1].

    #define ADI_ADAR690x_MIN_HPF_GAIN_RX_CHAN2 (0UL)

     See Table 4 in [1].
• #define ADI_ADAR690x_MAX_HPF_GAIN_RX_CHAN2 (2UL)
    See Table 4 in [1].

    #define ADI_ADAR690x_MIN_HPF_GAIN_RX_CHAN3 (0UL)

     See Table 4 in [1].

    #define ADI ADAR690x MAX HPF GAIN RX CHAN3 (2UL)

     See Table 4 in [1].

    #define ADI_ADAR690x_MIN_PGA_GAIN_RX_CHAN0 (0UL)

     See Table 4 in [1].

    #define ADI ADAR690x MAX PGA GAIN RX CHAN0 (3UL)

     See Table 4 in [1].

    #define ADI_ADAR690x_MIN_PGA_GAIN_RX_CHAN1 (0UL)

     See Table 4 in [1].

    #define ADI_ADAR690x_MAX_PGA_GAIN_RX_CHAN1 (3UL)

     See Table 4 in [1].

    #define ADI_ADAR690x_MIN_PGA_GAIN_RX_CHAN2 (0UL)

    See Table 4 in [1].

    #define ADI ADAR690x MAX PGA GAIN RX CHAN2 (3UL)

     See Table 4 in [1].
```

#define ADI\_ADAR690x\_MIN\_PGA\_GAIN\_RX\_CHAN3 (0UL)

```
See Table 4 in [1].

    #define ADI_ADAR690x_MAX_PGA_GAIN_RX_CHAN3 (3UL)

     See Table 4 in [1].
• #define ADI ADAR690x MIN PWR TX0 (-10L)
     See Table 4 in [1].

    #define ADI_ADAR690x_MAX_PWR_TX0 (0L)

     See Table 4 in [1].

    #define ADI ADAR690x MIN PWR TX1 (-10L)

     See Table 4 in [1].
• #define ADI_ADAR690x_MAX_PWR_TX1 (0L)
     See Table 4 in [1].

    #define ADI_ADAR690x_MIN_PWR_TX2 (-10L)

     See Table 4 in [1].
• #define ADI_ADAR690x_MAX_PWR_TX2 (0L)
     See Table 4 in [1].

    #define ADI_ADAR690x_MIN_TIMING_COMP_EN (0UL)

     See Table 4 in [1].

    #define ADI_ADAR690x_MAX_TIMING_COMP_EN (1UL)

     See Table 4 in [1].

    #define ADI_ADAR690x_MIN_ADC_GAIN_RX_CHAN0 (0UL)

     See Table 4 in [1].

    #define ADI_ADAR690x_MAX_ADC_GAIN_RX_CHAN0 (3UL)

     See Table 4 in [1].

    #define ADI_ADAR690x_MIN_ADC_GAIN_RX_CHAN1 (0UL)

     See Table 4 in [1].

    #define ADI_ADAR690x_MAX_ADC_GAIN_RX_CHAN1 (3UL)

     See Table 4 in [1].

    #define ADI_ADAR690x_MIN_ADC_GAIN_RX_CHAN2 (0UL)

     See Table 4 in [1].
• #define ADI ADAR690x MAX ADC GAIN RX CHAN2 (3UL)
     See Table 4 in [1].

    #define ADI_ADAR690x_MIN_ADC_GAIN_RX_CHAN3 (0UL)

     See Table 4 in [1].

    #define ADI_ADAR690x_MAX_ADC_GAIN_RX_CHAN3 (3UL)

     See Table 4 in [1].

    #define ADI_ADAR690x_MIN_PAT_SEL_TEST_TONE (0UL)

     See Table 4 in [1].

    #define ADI_ADAR690x_MAX_PAT_SEL_TEST_TONE (63UL)

     See Table 4 in [1].

    #define ADI_ADAR690x_MIN_CHANNEL_SEL_TEST_TONE (0UL)

     See Table 4 in [1].

    #define ADI_ADAR690x_MAX_CHANNEL_SEL_TEST_TONE (15UL)

     See Table 4 in [1].

    #define ADI_ADAR690x_MIN_SYS_CAL_ENABLE (0UL)

     See Table 4 in [1].

    #define ADI_ADAR690x_MAX_SYS_CAL_ENABLE (1UL)

     See Table 4 in [1].

    #define ADI_ADAR690x_MIN_DMA_OFFSETS_SEL (0UL)

     See Table 4 in [1].

    #define ADI_ADAR690x_MAX_DMA_OFFSETS_SEL (2UL)

     See Table 4 in [1].
```

```
    #define ADI_ADAR690x_STS_TX0_TEMP (ADI_ADAR690x_STS_BASE+0x0)
        See Table 5 in [1].
    #define ADI_ADAR690x_STS_TX1_TEMP (ADI_ADAR690x_STS_BASE+0x4)
        See Table 5 in [1].
```

- #define ADI\_ADAR690x\_STS\_TX2\_TEMP (ADI\_ADAR690x\_STS\_BASE+0x8)
   See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_RX0\_TEMP (ADI\_ADAR690x\_STS\_BASE+0xC)
   See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_RX1\_TEMP (ADI\_ADAR690x\_STS\_BASE+0x10)
   See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_RX2\_TEMP (ADI\_ADAR690x\_STS\_BASE+0x14)
   See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_RX3\_TEMP (ADI\_ADAR690x\_STS\_BASE+0x18)

  See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_LOCHAIN\_TEMP (ADI\_ADAR690x\_STS\_BASE+0x1C)
   See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_TX\_LOAD\_T0\_TX0 (ADI\_ADAR690x\_STS\_BASE+0x34)
   See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_TX\_LOAD\_T0\_TX1 (ADI\_ADAR690x\_STS\_BASE+0x38)
   See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_TX\_LOAD\_T0\_TX2 (ADI\_ADAR690x\_STS\_BASE+0x3C)
   See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_RX\_SIGCHAIN\_MISMATCH\_0 (ADI\_ADAR690x\_STS\_BASE+0x214)
   See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_RX\_SIGCHAIN\_MISMATCH\_1 (ADI\_ADAR690x\_STS\_BASE+0x218)
   See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_RX\_SIGCHAIN\_MISMATCH\_2 (ADI\_ADAR690x\_STS\_BASE+0x21C)
   See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_RX\_SIGCHAIN\_MISMATCH\_3 (ADI\_ADAR690x\_STS\_BASE+0x220)
   See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_RX\_SIGCHAIN\_MISMATCH\_4 (ADI\_ADAR690x\_STS\_BASE+0x224)
   See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_RX\_SIGCHAIN\_MISMATCH\_5 (ADI\_ADAR690x\_STS\_BASE+0x228)
   See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_OP\_PWR\_TX0 (ADI\_ADAR690x\_STS\_BASE+0x230)
   See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_OP\_PWR\_TX1 (ADI\_ADAR690x\_STS\_BASE+0x234)
   See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_OP\_PWR\_TX2 (ADI\_ADAR690x\_STS\_BASE+0x238)
   See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_VDD\_DCO\_PWR\_SUP\_VOLT (ADI\_ADAR690x\_STS\_BASE+0x248)
   See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_AVDD\_09P\_PWR\_SUP\_VOLT (ADI\_ADAR690x\_STS\_BASE+0x24C)
   See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_DVDD\_09P\_PWR\_SUP\_VOLT (ADI\_ADAR690x\_STS\_BASE+0x258)
   See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_AVDD\_1P8\_PWR\_SUP\_VOLT (ADI\_ADAR690x\_STS\_BASE+0x264)
   See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_VDDIO\_1P8\_PWR\_SUP\_VOLT (ADI\_ADAR690x\_STS\_BASE+0x274)
   See Table 5 in [1].
- #define ADI ADAR690x STS VDDIO PWR SUP VOLT (ADI ADAR690x STS BASE+0x27C)

```
See Table 5 in [1].
```

- #define ADI\_ADAR690x\_STS\_CRC\_PASS (ADI\_ADAR690x\_STS\_BASE+0x3D4)
  - See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_CRC\_FAIL (ADI\_ADAR690x\_STS\_BASE+0x3D8)

  See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_COMPUTED\_CRC\_GROUP0 (ADI\_ADAR690x\_STS\_BASE+0x3FC)
   See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_COMPUTED\_CRC\_GROUP1 (ADI\_ADAR690x\_STS\_BASE+0x400)

  See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_COMPUTED\_CRC\_GROUP2 (ADI\_ADAR690x\_STS\_BASE+0x404)

  See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_COMPUTED\_CRC\_GROUP3 (ADI\_ADAR690x\_STS\_BASE+0x408)
   See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_COMPUTED\_CRC\_GROUP4 (ADI\_ADAR690x\_STS\_BASE+0x40C)

  See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_COMPUTED\_CRC\_GROUP5 (ADI\_ADAR690x\_STS\_BASE+0x410)

  See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_COMPUTED\_CRC\_GROUP6 (ADI\_ADAR690x\_STS\_BASE+0x414)
   See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_COMPUTED\_CRC\_GROUP7 (ADI\_ADAR690x\_STS\_BASE+0x418)
   See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_COMPUTED\_CRC\_GROUP8 (ADI\_ADAR690x\_STS\_BASE+0x41C)
   See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_COMPUTED\_CRC\_GROUP9 (ADI\_ADAR690x\_STS\_BASE+0x420)

  See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_COMPUTED\_CRC\_GROUP10 (ADI\_ADAR690x\_STS\_BASE+0x424)

  See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_COMPUTED\_CRC\_GROUP11 (ADI\_ADAR690x\_STS\_BASE+0x428)

  See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_COMPUTED\_CRC\_GROUP12 (ADI\_ADAR690x\_STS\_BASE+0x42C)
   See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_COMPUTED\_CRC\_GROUP13 (ADI\_ADAR690x\_STS\_BASE+0x430)
   See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_COMPUTED\_CRC\_GROUP14 (ADI\_ADAR690x\_STS\_BASE+0x434)

  See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_COMPUTED\_CRC\_GROUP15 (ADI\_ADAR690x\_STS\_BASE+0x438)

  See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_COMPUTED\_CRC\_GROUP16 (ADI\_ADAR690x\_STS\_BASE+0x43C)
   See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_ADCPLL\_FREQ\_HZ (ADI\_ADAR690x\_STS\_BASE+0x4B8)
   See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_RFPLL\_FREQ\_HZ (ADI\_ADAR690x\_STS\_BASE+0x4D0)
   See Table 5 in [1].
- #define ADI\_ADAR690x\_STS\_DMA\_OFFSETS\_LUT (ADI\_ADAR690x\_STS\_BASE+0xE1C)
   See Table 5 in [1].
- #define ADI ADAR690x BITP PWR DET MEAS LO 0

See ADI\_ADAR690x\_FW\_MEAS\_PWR\_DET in [1].

#define ADI\_ADAR690x\_BITP\_PWR\_DET\_MEAS\_TXACTIVECOUPLED 1

See ADI\_ADAR690x\_FW\_MEAS\_PWR\_DET in [1].

#define ADI\_ADAR690x\_BITP\_PWR\_DET\_MEAS\_TXACTIVEREFLECTED 4

See ADI\_ADAR690x\_FW\_MEAS\_PWR\_DET in [1].

```
    #define ADI ADAR690x BITP PWR DET MEAS CLRPREV 19

    See ADI_ADAR690x_FW_MEAS_PWR_DET in [1].

    #define ADI ADAR690x BITP PWR DET MEAS PDMEASPERCHIRP 20

    See ADI_ADAR690x_FW_MEAS_PWR_DET in [1].
 #define ADI_ADAR690x_BITP_POWER_RX0 0
    See ADI_ADAR690x_CFG_POWER_MANAGE in [1].

    #define ADI ADAR690x BITP POWER RX1 1

    See ADI_ADAR690x_CFG_POWER_MANAGE in [1].

    #define ADI ADAR690x BITP POWER RX2 2

    See ADI_ADAR690x_CFG_POWER_MANAGE in [1].

    #define ADI ADAR690x BITP POWER RX3 3

    See ADI ADAR690x CFG POWER MANAGE in [1].

    #define ADI_ADAR690x_BITP_POWER_AFE0 8

    See ADI_ADAR690x_CFG_POWER_MANAGE in [1].

    #define ADI ADAR690x BITP POWER AFE1 9

    See ADI_ADAR690x_CFG_POWER_MANAGE in [1].

    #define ADI_ADAR690x_BITP_POWER_AFE2 10

    See ADI_ADAR690x_CFG_POWER_MANAGE in [1].

    #define ADI_ADAR690x_BITP_POWER_AFE3 11

    See ADI_ADAR690x_CFG_POWER_MANAGE in [1].

    #define ADI_ADAR690x_BITP_POWER_TX0 16

    See ADI_ADAR690x_CFG_POWER_MANAGE in [1].
 #define ADI_ADAR690x_BITP_POWER_TX1 17
    See ADI ADAR690x CFG POWER MANAGE in [1].

    #define ADI_ADAR690x_BITP_POWER_TX2 18

    See ADI ADAR690x CFG POWER MANAGE in [1].

    #define ADI ADAR690x BITP POWER RFPLL 20

    See ADI_ADAR690x_CFG_POWER_MANAGE in [1].

    #define ADI_ADAR690x_BITP_POWER_LO 22

    See ADI_ADAR690x_CFG_POWER_MANAGE in [1].

    #define ADI ADAR690x BITP POWER LOAMP 23

    See ADI_ADAR690x_CFG_POWER_MANAGE in [1].

    #define ADI ADAR690x BITP POWER_AUXADC 24

    See ADI_ADAR690x_CFG_POWER_MANAGE in [1].

    #define ADI ADAR690x BITP POWER DATAPORT 25

    See ADI_ADAR690x_CFG_POWER_MANAGE in [1].

    #define ADI ADAR690x BITP POWER PERMANENT 27

    See ADI ADAR690x CFG POWER MANAGE in [1].

    #define ADI ADAR690x BITP POWER DOWN REQUEST 29

    See ADI_ADAR690x_CFG_POWER_MANAGE in [1].

    #define ADI ADAR690x BITP POWER RESTORE REQUEST 30

    See ADI_ADAR690x_CFG_POWER_MANAGE in [1].

    #define ADI_ADAR690x_BITP_POWER_UP_REQUEST 31

    See ADI_ADAR690x_CFG_POWER_MANAGE in [1].

    #define ADI_ADAR690x_BITP_CONTINUOUS_PA_TX0 0

    See ADI_ADAR690x_CFG_POWER_MANAGE in [1].

    #define ADI_ADAR690x_BITP_CONTINUOUS_PA_TX1 1

    See ADI_ADAR690x_CFG_POWER_MANAGE in [1].
 #define ADI ADAR690x BITP CONTINUOUS PA TX2 2
    See ADI ADAR690x CFG POWER MANAGE in [1].
```

#define ADI\_ADAR690x\_BITM\_POWER\_RX0 0x00000001

```
See ADI_ADAR690x_CFG_POWER_MANAGE in [1].
#define ADI_ADAR690x_BITM_POWER_RX1 0x00000002
    See ADI_ADAR690x_CFG_POWER_MANAGE in [1].

    #define ADI ADAR690x BITM POWER RX2 0x00000004

    See ADI_ADAR690x_CFG_POWER_MANAGE in [1].
#define ADI_ADAR690x_BITM_POWER_RX3 0x00000008
    See ADI_ADAR690x_CFG_POWER_MANAGE in [1].

    #define ADI_ADAR690x_BITM_POWER_AFE0 0x00000100

    See ADI_ADAR690x_CFG_POWER_MANAGE in [1].
#define ADI_ADAR690x_BITM_POWER_AFE1 0x00000200
    See ADI_ADAR690x_CFG_POWER_MANAGE in [1].

    #define ADI_ADAR690x_BITM_POWER_AFE2 0x00000400

    See ADI_ADAR690x_CFG_POWER_MANAGE in [1].

    #define ADI ADAR690x BITM POWER AFE3 0x00000800

    See ADI_ADAR690x_CFG_POWER_MANAGE in [1].
#define ADI_ADAR690x_BITM_POWER_TX0 0x00010000
    See ADI_ADAR690x_CFG_POWER_MANAGE in [1].
#define ADI_ADAR690x_BITM_POWER_TX1 0x00020000
    See ADI_ADAR690x_CFG_POWER_MANAGE in [1].
#define ADI_ADAR690x_BITM_POWER_TX2 0x00040000
    See ADI_ADAR690x_CFG_POWER_MANAGE in [1].

    #define ADI ADAR690x BITM POWER RFPLL 0x00100000

    See ADI_ADAR690x_CFG_POWER_MANAGE in [1].

    #define ADI_ADAR690x_BITM_POWER_LO 0x00400000

    See ADI_ADAR690x_CFG_POWER_MANAGE in [1].
• #define ADI_ADAR690x_BITM_POWER_LOAMP 0x00800000
    See ADI_ADAR690x_CFG_POWER_MANAGE in [1].

    #define ADI ADAR690x BITM POWER AUXADC 0x01000000

    See ADI_ADAR690x_CFG_POWER_MANAGE in [1].

    #define ADI_ADAR690x_BITM_POWER_DATAPORT 0x02000000

    See ADI_ADAR690x_CFG_POWER_MANAGE in [1].

    #define ADI ADAR690x BITM POWER PERMANENT 0x08000000

    See ADI_ADAR690x_CFG_POWER_MANAGE in [1].

    #define ADI ADAR690x BITM POWER DOWN REQUEST 0x20000000

    See ADI ADAR690x CFG POWER MANAGE in [1].

    #define ADI ADAR690x BITM POWER RESTORE REQUEST 0x40000000

    See ADI_ADAR690x_CFG_POWER_MANAGE in [1].

    #define ADI_ADAR690x_BITM_POWER_UP_REQUEST 0x80000000

    See ADI_ADAR690x_CFG_POWER_MANAGE in [1].

    #define ADI ADAR690x BITM CONTINUOUS PA TX0 0x00000001

    See ADI_ADAR690x_CFG_POWER_MANAGE in [1].

    #define ADI_ADAR690x_BITM_CONTINUOUS_PA_TX1 0x00000002

    See ADI_ADAR690x_CFG_POWER_MANAGE in [1].

    #define ADI_ADAR690x_BITM_CONTINUOUS_PA_TX2 0x00000004

    See ADI_ADAR690x_CFG_POWER_MANAGE in [1].
```

### 6.1.1 Detailed Description

Public C interface to the firmware.

### 6.1.2 Macro Definition Documentation

```
6.1.2.1 ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN0
#define ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN0 (ADI_ADAR690x_CFG_BASE+0xDC)
See Table 4 in [1].
6.1.2.2 ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN1
#define ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN1 (ADI_ADAR690x_CFG_BASE+0xE0)
See Table 4 in [1].
6.1.2.3 ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN2
#define ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN2 (ADI_ADAR690x_CFG_BASE+0xE4)
See Table 4 in [1].
6.1.2.4 ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN3
#define ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN3 (ADI_ADAR690x_CFG_BASE+0xE8)
See Table 4 in [1].
6.1.2.5 ADI_ADAR690x_CFG_BASE
#define ADI_ADAR690x_CFG_BASE 0x80006000
See CONFIGURATION TABLE in [1].
```

```
6.1.2.6 ADI_ADAR690x_CFG_CASCADED
#define ADI_ADAR690x_CFG_CASCADED (ADI_ADAR690x_CFG_BASE+0x20)
See Table 4 in [1].
6.1.2.7 ADI_ADAR690x_CFG_CHANNEL_SEL_TEST_TONE
#define ADI_ADAR690x_CFG_CHANNEL_SEL_TEST_TONE (ADI_ADAR690x_CFG_BASE+0x104)
See Table 4 in [1].
6.1.2.8 ADI_ADAR690x_CFG_CONFIG_BLOCK_CRC
#define ADI_ADAR690x_CFG_CONFIG_BLOCK_CRC (ADI_ADAR690x_CFG_BASE+0x310)
See Table 4 in [1].
6.1.2.9 ADI_ADAR690x_CFG_CONFIG_BLOCK_LEN
#define ADI_ADAR690x_CFG_CONFIG_BLOCK_LEN (ADI_ADAR690x_CFG_BASE+0x30C)
See Table 4 in [1].
6.1.2.10 ADI_ADAR690x_CFG_CONTINUOUS_PA
#define ADI_ADAR690x_CFG_CONTINUOUS_PA (ADI_ADAR690x_CFG_BASE+0x10C)
See Table 4 in [1].
6.1.2.11 ADI_ADAR690x_CFG_CRC_GROUP_SELECT
#define ADI_ADAR690x_CFG_CRC_GROUP_SELECT (ADI_ADAR690x_CFG_BASE+0x304)
See Table 4 in [1].
```

```
6.1.2.12 ADI_ADAR690x_CFG_CRC_SIGNATURE_SELECT
#define ADI_ADAR690x_CFG_CRC_SIGNATURE_SELECT (ADI_ADAR690x_CFG_BASE+0x308)
See Table 4 in [1].
6.1.2.13 ADI_ADAR690x_CFG_CRC_USER_AREA_ADDR
#define ADI_ADAR690x_CFG_CRC_USER_AREA_ADDR (ADI_ADAR690x_CFG_BASE+0x68)
See Table 4 in [1].
6.1.2.14 ADI_ADAR690x_CFG_CRC_USER_AREA_COUNT
#define ADI_ADAR690x_CFG_CRC_USER_AREA_COUNT (ADI_ADAR690x_CFG_BASE+0x6C)
See Table 4 in [1].
6.1.2.15 ADI_ADAR690x_CFG_DMA_OFFSETS_SEL
#define ADI_ADAR690x_CFG_DMA_OFFSETS_SEL (ADI_ADAR690x_CFG_BASE+0x1A8)
See Table 4 in [1].
6.1.2.16 ADI_ADAR690x_CFG_HPF_FC_RX_CHAN0
#define ADI_ADAR690x_CFG_HPF_FC_RX_CHAN0 (ADI_ADAR690x_CFG_BASE+0x28)
See Table 4 in [1].
6.1.2.17 ADI_ADAR690x_CFG_HPF_FC_RX_CHAN1
#define ADI_ADAR690x_CFG_HPF_FC_RX_CHAN1 (ADI_ADAR690x_CFG_BASE+0x2C)
See Table 4 in [1].
```

```
6.1.2.18 ADI_ADAR690x_CFG_HPF_FC_RX_CHAN2
#define ADI_ADAR690x_CFG_HPF_FC_RX_CHAN2 (ADI_ADAR690x_CFG_BASE+0x30)
See Table 4 in [1].
6.1.2.19 ADI_ADAR690x_CFG_HPF_FC_RX_CHAN3
#define ADI_ADAR690x_CFG_HPF_FC_RX_CHAN3 (ADI_ADAR690x_CFG_BASE+0x34)
See Table 4 in [1].
6.1.2.20 ADI_ADAR690x_CFG_HPF_GAIN_RX_CHAN0
#define ADI_ADAR690x_CFG_HPF_GAIN_RX_CHAN0 (ADI_ADAR690x_CFG_BASE+0x38)
See Table 4 in [1].
6.1.2.21 ADI_ADAR690x_CFG_HPF_GAIN_RX_CHAN1
#define ADI_ADAR690x_CFG_HPF_GAIN_RX_CHAN1 (ADI_ADAR690x_CFG_BASE+0x3C)
See Table 4 in [1].
6.1.2.22 ADI_ADAR690x_CFG_HPF_GAIN_RX_CHAN2
#define ADI_ADAR690x_CFG_HPF_GAIN_RX_CHAN2 (ADI_ADAR690x_CFG_BASE+0x40)
See Table 4 in [1].
6.1.2.23 ADI_ADAR690x_CFG_HPF_GAIN_RX_CHAN3
#define ADI_ADAR690x_CFG_HPF_GAIN_RX_CHAN3 (ADI_ADAR690x_CFG_BASE+0x44)
See Table 4 in [1].
```

```
6.1.2.24 ADI_ADAR690x_CFG_LOCHAIN_MST_SLV_SYNC
#define ADI_ADAR690x_CFG_LOCHAIN_MST_SLV_SYNC (ADI_ADAR690x_CFG_BASE+0x1B0)
See Table 4 in [1].
6.1.2.25 ADI_ADAR690x_CFG_MEAS_REL_GAIN_MISMATCH_0
#define ADI_ADAR690x_CFG_MEAS_REL_GAIN_MISMATCH_0 (ADI_ADAR690x_CFG_BASE+0x13C)
See Table 4 in [1].
6.1.2.26 ADI_ADAR690x_CFG_MEAS_REL_GAIN_MISMATCH_1
#define ADI_ADAR690x_CFG_MEAS_REL_GAIN_MISMATCH_1 (ADI_ADAR690x_CFG_BASE+0x140)
See Table 4 in [1].
6.1.2.27 ADI_ADAR690x_CFG_MEAS_REL_GAIN_MISMATCH_2
#define ADI_ADAR690x_CFG_MEAS_REL_GAIN_MISMATCH_2 (ADI_ADAR690x_CFG_BASE+0x144)
See Table 4 in [1].
6.1.2.28 ADI_ADAR690x_CFG_MEAS_REL_GAIN_MISMATCH_3
#define ADI_ADAR690x_CFG_MEAS_REL_GAIN_MISMATCH_3 (ADI_ADAR690x_CFG_BASE+0x148)
See Table 4 in [1].
6.1.2.29 ADI_ADAR690x_CFG_MEAS_REL_GAIN_MISMATCH_4
#define ADI_ADAR690x_CFG_MEAS_REL_GAIN_MISMATCH_4 (ADI_ADAR690x_CFG_BASE+0x14C)
See Table 4 in [1].
```

```
6.1.2.30 ADI_ADAR690x_CFG_MEAS_REL_GAIN_MISMATCH_5
#define ADI_ADAR690x_CFG_MEAS_REL_GAIN_MISMATCH_5 (ADI_ADAR690x_CFG_BASE+0x150)
See Table 4 in [1].
6.1.2.31 ADI_ADAR690x_CFG_OP_PWR_TX0
#define ADI_ADAR690x_CFG_OP_PWR_TX0 (ADI_ADAR690x_CFG_BASE+0x154)
See Table 4 in [1].
6.1.2.32 ADI_ADAR690x_CFG_OP_PWR_TX1
#define ADI_ADAR690x_CFG_OP_PWR_TX1 (ADI_ADAR690x_CFG_BASE+0x158)
See Table 4 in [1].
6.1.2.33 ADI_ADAR690x_CFG_OP_PWR_TX2
#define ADI_ADAR690x_CFG_OP_PWR_TX2 (ADI_ADAR690x_CFG_BASE+0x15C)
See Table 4 in [1].
6.1.2.34 ADI_ADAR690x_CFG_PAT_SEL_TEST_TONE
#define ADI_ADAR690x_CFG_PAT_SEL_TEST_TONE (ADI_ADAR690x_CFG_BASE+0x100)
See Table 4 in [1].
6.1.2.35 ADI_ADAR690x_CFG_PGA_GAIN_RX_CHAN0
#define ADI_ADAR690x_CFG_PGA_GAIN_RX_CHAN0 (ADI_ADAR690x_CFG_BASE+0x48)
See Table 4 in [1].
```

```
6.1.2.36 ADI_ADAR690x_CFG_PGA_GAIN_RX_CHAN1
#define ADI_ADAR690x_CFG_PGA_GAIN_RX_CHAN1 (ADI_ADAR690x_CFG_BASE+0x4C)
See Table 4 in [1].
6.1.2.37 ADI_ADAR690x_CFG_PGA_GAIN_RX_CHAN2
#define ADI_ADAR690x_CFG_PGA_GAIN_RX_CHAN2 (ADI_ADAR690x_CFG_BASE+0x50)
See Table 4 in [1].
6.1.2.38 ADI_ADAR690x_CFG_PGA_GAIN_RX_CHAN3
#define ADI_ADAR690x_CFG_PGA_GAIN_RX_CHAN3 (ADI_ADAR690x_CFG_BASE+0x54)
See Table 4 in [1].
6.1.2.39 ADI_ADAR690x_CFG_POWER_DOWN_AUTO_US
#define ADI_ADAR690x_CFG_POWER_DOWN_AUTO_US (ADI_ADAR690x_CFG_BASE+0x24)
See Table 4 in [1].
6.1.2.40 ADI_ADAR690x_CFG_POWER_MANAGE
#define ADI_ADAR690x_CFG_POWER_MANAGE (ADI_ADAR690x_CFG_BASE+0x108)
See Table 4 in [1].
6.1.2.41 ADI_ADAR690x_CFG_PWR_DET_MEAS
#define ADI_ADAR690x_CFG_PWR_DET_MEAS (ADI_ADAR690x_CFG_BASE+0x1A0)
See Table 4 in [1].
```

```
6.1.2.42 ADI_ADAR690x_CFG_PWR_SUP_CHK
#define ADI_ADAR690x_CFG_PWR_SUP_CHK (ADI_ADAR690x_CFG_BASE+0xEC)
See Table 4 in [1].
6.1.2.43 ADI_ADAR690x_CFG_PWR_TX0
#define ADI_ADAR690x_CFG_PWR_TX0 (ADI_ADAR690x_CFG_BASE+0x5C)
See Table 4 in [1].
6.1.2.44 ADI_ADAR690x_CFG_PWR_TX1
#define ADI_ADAR690x_CFG_PWR_TX1 (ADI_ADAR690x_CFG_BASE+0x60)
See Table 4 in [1].
6.1.2.45 ADI_ADAR690x_CFG_PWR_TX2
#define ADI_ADAR690x_CFG_PWR_TX2 (ADI_ADAR690x_CFG_BASE+0x64)
See Table 4 in [1].
6.1.2.46 ADI_ADAR690x_CFG_PWRDN_INTERRUPT
#define ADI_ADAR690x_CFG_PWRDN_INTERRUPT (ADI_ADAR690x_CFG_BASE+0x110)
See Table 4 in [1].
6.1.2.47 ADI_ADAR690x_CFG_RAMP_BW_MHZ
#define ADI_ADAR690x_CFG_RAMP_BW_MHZ (ADI_ADAR690x_CFG_BASE+0x10)
See Table 4 in [1].
```

```
6.1.2.48 ADI_ADAR690x_CFG_RAMP_START_FREQ_HZ
#define ADI_ADAR690x_CFG_RAMP_START_FREQ_HZ (ADI_ADAR690x_CFG_BASE+0x8)
See Table 4 in [1].
6.1.2.49 ADI_ADAR690x_CFG_REF_FREQ_HZ
#define ADI_ADAR690x_CFG_REF_FREQ_HZ (ADI_ADAR690x_CFG_BASE+0x0)
See Table 4 in [1].
6.1.2.50 ADI_ADAR690x_CFG_RFPLL_LOOP_BW_HZ
#define ADI_ADAR690x_CFG_RFPLL_LOOP_BW_HZ (ADI_ADAR690x_CFG_BASE+0x4)
See Table 4 in [1].
6.1.2.51 ADI_ADAR690x_CFG_RFPLL_PERIOD_HIGH_LIM
#define ADI_ADAR690x_CFG_RFPLL_PERIOD_HIGH_LIM (ADI_ADAR690x_CFG_BASE+0x184)
See Table 4 in [1].
6.1.2.52 ADI_ADAR690x_CFG_RFPLL_PERIOD_LOW_LIM
#define ADI_ADAR690x_CFG_RFPLL_PERIOD_LOW_LIM (ADI_ADAR690x_CFG_BASE+0x180)
See Table 4 in [1].
6.1.2.53 ADI_ADAR690x_CFG_RX_CHAIN_CHK
#define ADI_ADAR690x_CFG_RX_CHAIN_CHK (ADI_ADAR690x_CFG_BASE+0x19C)
See Table 4 in [1].
```

```
6.1.2.54 ADI_ADAR690x_CFG_SPI_CMD
#define ADI_ADAR690x_CFG_SPI_CMD 0x80000800
See SENDING COMMANDS OVER SPI in [1].
6.1.2.55 ADI_ADAR690x_CFG_SYS_CAL_ENABLE
#define ADI_ADAR690x_CFG_SYS_CAL_ENABLE (ADI_ADAR690x_CFG_BASE+0x1A4)
See Table 4 in [1].
6.1.2.56 ADI_ADAR690x_CFG_TIMING_COMP_EN
#define ADI_ADAR690x_CFG_TIMING_COMP_EN (ADI_ADAR690x_CFG_BASE+0x70)
See Table 4 in [1].
6.1.2.57 ADI_ADAR690x_CFG_TX_LOAD_T0_TX0
#define ADI_ADAR690x_CFG_TX_LOAD_T0_TX0 (ADI_ADAR690x_CFG_BASE+0x16C)
See Table 4 in [1].
6.1.2.58 ADI_ADAR690x_CFG_TX_LOAD_T0_TX1
#define ADI_ADAR690x_CFG_TX_LOAD_T0_TX1 (ADI_ADAR690x_CFG_BASE+0x170)
See Table 4 in [1].
6.1.2.59 ADI_ADAR690x_CFG_TX_LOAD_T0_TX2
#define ADI_ADAR690x_CFG_TX_LOAD_T0_TX2 (ADI_ADAR690x_CFG_BASE+0x174)
See Table 4 in [1].
```

```
6.1.2.60 ADI_ADAR690x_CFG_VDDIO_MAX_VOLT
#define ADI_ADAR690x_CFG_VDDIO_MAX_VOLT (ADI_ADAR690x_CFG_BASE+0xB4)
See Table 4 in [1].
6.1.2.61 ADI_ADAR690x_CFG_VDDIO_MIN_VOLT
#define ADI_ADAR690x_CFG_VDDIO_MIN_VOLT (ADI_ADAR690x_CFG_BASE+0x88)
See Table 4 in [1].
6.1.2.62 ADI_ADAR690x_DMA_AREA_BASE
#define ADI_ADAR690x_DMA_AREA_BASE 0x80008600UL
See DMA (DIRECT MEMORY ACCESS) in [1].
6.1.2.63 ADI_ADAR690x_DMA_AREA_SIZE
#define ADI_ADAR690x_DMA_AREA_SIZE 14848UL
See DMA (DIRECT MEMORY ACCESS) in [1].
6.1.2.64 ADI_ADAR690x_DMA_BASE_POINTER
#define ADI_ADAR690x_DMA_BASE_POINTER 0x80008400UL
See DMA (DIRECT MEMORY ACCESS) in [1].
6.1.2.65 ADI_ADAR690x_FW_ADC_PHASE_CAL
#define ADI_ADAR690x_FW_ADC_PHASE_CAL 0xA05
See Table 2 in [1].
```

```
6.1.2.66 ADI_ADAR690x_FW_ADCPLL_ALIGN
#define ADI_ADAR690x_FW_ADCPLL_ALIGN 0x1501
See Table 1 in [1].
6.1.2.67 ADI_ADAR690x_FW_ADCPLL_CHK
#define ADI_ADAR690x_FW_ADCPLL_CHK 0xD13
See Table 3 in [1].
6.1.2.68 ADI_ADAR690x_FW_ADCPLL_INIT
#define ADI_ADAR690x_FW_ADCPLL_INIT 0x201
See Table 1 in [1].
6.1.2.69 ADI_ADAR690x_FW_ADCPLL_MUX_OUT
#define ADI_ADAR690x_FW_ADCPLL_MUX_OUT 0x203
See Table 1 in [1].
6.1.2.70 ADI_ADAR690x_FW_AUXADC_DIAG_CHK
#define ADI_ADAR690x_FW_AUXADC_DIAG_CHK 0xD07
See Table 3 in [1].
6.1.2.71 ADI_ADAR690x_FW_BOOTPARSE
#define ADI_ADAR690x_FW_BOOTPARSE 0x101
See Table 1 in [1].
```

```
6.1.2.72 ADI_ADAR690x_FW_CAL_READ
#define ADI_ADAR690x_FW_CAL_READ 0x1101
See Table 1 in [1].
6.1.2.73 ADI_ADAR690x_FW_CHIP_INIT
#define ADI_ADAR690x_FW_CHIP_INIT 0xF01
See Table 1 in [1].
6.1.2.74 ADI_ADAR690x_FW_CRC_CALC_CHK
#define ADI_ADAR690x_FW_CRC_CALC_CHK 0xD15
See Table 3 in [1].
6.1.2.75 ADI_ADAR690x_FW_CRC_CHK
#define ADI_ADAR690x_FW_CRC_CHK 0xD02
See Table 3 in [1].
6.1.2.76 ADI_ADAR690x_FW_EXT_TRIG_DIS
#define ADI_ADAR690x_FW_EXT_TRIG_DIS 0x1F02
See Table 1 in [1].
6.1.2.77 ADI_ADAR690x_FW_EXT_TRIG_EN
#define ADI_ADAR690x_FW_EXT_TRIG_EN 0x1F01
See Table 1 in [1].
```

```
6.1.2.78 ADI_ADAR690x_FW_FLASH_ADC_CAL
#define ADI_ADAR690x_FW_FLASH_ADC_CAL 0x705
See Table 2 in [1].
6.1.2.79 ADI_ADAR690x_FW_HPF_CAL
#define ADI_ADAR690x_FW_HPF_CAL 0x805
See Table 2 in [1].
6.1.2.80 ADI_ADAR690x_FW_HPF_CAL_SINGLE_CHAN
#define ADI_ADAR690x_FW_HPF_CAL_SINGLE_CHAN 0x806
Undocumented internal function.
6.1.2.81 ADI_ADAR690x_FW_LOCHAIN_CAL
#define ADI_ADAR690x_FW_LOCHAIN_CAL 0x602
See Table 2 in [1].
6.1.2.82 ADI_ADAR690x_FW_MEAS_PWR_DET
#define ADI_ADAR690x_FW_MEAS_PWR_DET 0x1E01
See Table 1 in [1].
6.1.2.83 ADI_ADAR690x_FW_MEAS_PWR_DET_CLR
#define ADI_ADAR690x_FW_MEAS_PWR_DET_CLR 0x1E03
```

See Table 1 in [1].

```
6.1.2.84 ADI_ADAR690x_FW_MEAS_PWR_DET_OFF
#define ADI_ADAR690x_FW_MEAS_PWR_DET_OFF 0x1E02
See Table 1 in [1].
6.1.2.85 ADI_ADAR690x_FW_PGA_CAL
#define ADI_ADAR690x_FW_PGA_CAL 0xB05
See Table 2 in [1].
6.1.2.86 ADI_ADAR690x_FW_POWER_MANAGE
#define ADI_ADAR690x_FW_POWER_MANAGE 0x1701
See Table 1 in [1].
6.1.2.87 ADI_ADAR690x_FW_PWR_DET_FAULT_CHK
#define ADI_ADAR690x_FW_PWR_DET_FAULT_CHK 0xD0B
See Table 3 in [1].
6.1.2.88 ADI_ADAR690x_FW_PWR_SUP_CHK
#define ADI_ADAR690x_FW_PWR_SUP_CHK 0xD01
See Table 3 in [1].
6.1.2.89 ADI_ADAR690x_FW_RAMP_TRIG
#define ADI_ADAR690x_FW_RAMP_TRIG 0x30A
See Table 1 in [1].
```

```
6.1.2.90 ADI_ADAR690x_FW_RFPLL_BOW_CAL
#define ADI_ADAR690x_FW_RFPLL_BOW_CAL 0x307
See Table 2 in [1].
6.1.2.91 ADI_ADAR690x_FW_RFPLL_CHK
#define ADI_ADAR690x_FW_RFPLL_CHK 0xD14
See Table 3 in [1].
6.1.2.92 ADI_ADAR690x_FW_RFPLL_INIT
#define ADI_ADAR690x_FW_RFPLL_INIT 0x301
See Table 1 in [1].
6.1.2.93 ADI_ADAR690x_FW_RFPLL_LOCK
#define ADI_ADAR690x_FW_RFPLL_LOCK 0x304
See Table 1 in [1].
6.1.2.94 ADI_ADAR690x_FW_RFPLL_MUX_OUT
#define ADI_ADAR690x_FW_RFPLL_MUX_OUT 0x303
See Table 1 in [1].
6.1.2.95 ADI_ADAR690x_FW_RFPLL_PERIOD_CHK
#define ADI_ADAR690x_FW_RFPLL_PERIOD_CHK 0xD19
See Table 3 in [1].
```

# 6.1.2.96 ADI\_ADAR690x\_FW\_RFPLL\_RAMP\_SETUP #define ADI\_ADAR690x\_FW\_RFPLL\_RAMP\_SETUP 0x30C See Table 2 in [1]. 6.1.2.97 ADI\_ADAR690x\_FW\_RMW #define ADI\_ADAR690x\_FW\_RMW 0x1901 See Table 1 in [1]. 6.1.2.98 ADI\_ADAR690x\_FW\_RX\_BASEBAND\_CHK #define ADI\_ADAR690x\_FW\_RX\_BASEBAND\_CHK 0xD03 See Table 3 in [1]. 6.1.2.99 ADI\_ADAR690x\_FW\_RX\_BASEBAND\_LATENT\_CHK #define ADI\_ADAR690x\_FW\_RX\_BASEBAND\_LATENT\_CHK 0xD12 See Table 3 in [1]. 6.1.2.100 ADI\_ADAR690x\_FW\_RX\_CHAIN\_CHK #define ADI\_ADAR690x\_FW\_RX\_CHAIN\_CHK 0xD04 See Table 3 in [1]. 6.1.2.101 ADI\_ADAR690x\_FW\_RX\_FILTER\_CHK #define ADI\_ADAR690x\_FW\_RX\_FILTER\_CHK 0xD16 See Table 3 in [1].

```
6.1.2.102 ADI_ADAR690x_FW_RX_OVERFLOW_CHK
#define ADI_ADAR690x_FW_RX_OVERFLOW_CHK 0xD17
See Table 3 in [1].
6.1.2.103 ADI_ADAR690x_FW_RXGAIN_CAL
#define ADI_ADAR690x_FW_RXGAIN_CAL 0x1801
See Table 2 in [1].
6.1.2.104 ADI_ADAR690x_FW_TEMP_MEASURE
#define ADI_ADAR690x_FW_TEMP_MEASURE 0x1001
See Table 1 in [1].
6.1.2.105 ADI_ADAR690x_FW_TX_ISOL_CHK
#define ADI_ADAR690x_FW_TX_ISOL_CHK 0xD0E
See Table 3 in [1].
6.1.2.106 ADI_ADAR690x_FW_TX_LOAD_CHK
#define ADI_ADAR690x_FW_TX_LOAD_CHK 0xD0F
See Table 3 in [1].
6.1.2.107 ADI_ADAR690x_FW_TX_PWR_CHK
#define ADI_ADAR690x_FW_TX_PWR_CHK 0xD06
See Table 3 in [1].
```

```
6.1.2.108 ADI_ADAR690x_FW_TXPA_ADJ
#define ADI_ADAR690x_FW_TXPA_ADJ 0xC02
See Table 2 in [1].
6.1.2.109 ADI_ADAR690x_FW_TXPA_CAL
#define ADI_ADAR690x_FW_TXPA_CAL 0xC01
See Table 2 in [1].
6.1.2.110 ADI_ADAR690x_MAX_ADC_GAIN_RX_CHAN0
#define ADI_ADAR690x_MAX_ADC_GAIN_RX_CHAN0 (3UL)
See Table 4 in [1].
6.1.2.111 ADI_ADAR690x_MAX_ADC_GAIN_RX_CHAN1
#define ADI_ADAR690x_MAX_ADC_GAIN_RX_CHAN1 (3UL)
See Table 4 in [1].
6.1.2.112 ADI_ADAR690x_MAX_ADC_GAIN_RX_CHAN2
#define ADI_ADAR690x_MAX_ADC_GAIN_RX_CHAN2 (3UL)
See Table 4 in [1].
6.1.2.113 ADI_ADAR690x_MAX_ADC_GAIN_RX_CHAN3
#define ADI_ADAR690x_MAX_ADC_GAIN_RX_CHAN3 (3UL)
See Table 4 in [1].
```

```
6.1.2.114 ADI_ADAR690x_MAX_CASCADED
#define ADI_ADAR690x_MAX_CASCADED (1UL)
See Table 4 in [1].
6.1.2.115 ADI_ADAR690x_MAX_CHANNEL_SEL_TEST_TONE
#define ADI_ADAR690x_MAX_CHANNEL_SEL_TEST_TONE (15UL)
See Table 4 in [1].
6.1.2.116 ADI_ADAR690x_MAX_DMA_OFFSETS_SEL
#define ADI_ADAR690x_MAX_DMA_OFFSETS_SEL (2UL)
See Table 4 in [1].
6.1.2.117 ADI_ADAR690x_MAX_HPF_FC_RX_CHAN0
#define ADI_ADAR690x_MAX_HPF_FC_RX_CHAN0 (6UL)
See Table 4 in [1].
6.1.2.118 ADI_ADAR690x_MAX_HPF_FC_RX_CHAN1
#define ADI_ADAR690x_MAX_HPF_FC_RX_CHAN1 (6UL)
See Table 4 in [1].
6.1.2.119 ADI_ADAR690x_MAX_HPF_FC_RX_CHAN2
#define ADI_ADAR690x_MAX_HPF_FC_RX_CHAN2 (6UL)
See Table 4 in [1].
```

```
6.1.2.120 ADI_ADAR690x_MAX_HPF_FC_RX_CHAN3
#define ADI_ADAR690x_MAX_HPF_FC_RX_CHAN3 (6UL)
See Table 4 in [1].
6.1.2.121 ADI_ADAR690x_MAX_HPF_GAIN_RX_CHAN0
#define ADI_ADAR690x_MAX_HPF_GAIN_RX_CHAN0 (2UL)
See Table 4 in [1].
6.1.2.122 ADI_ADAR690x_MAX_HPF_GAIN_RX_CHAN1
#define ADI_ADAR690x_MAX_HPF_GAIN_RX_CHAN1 (2UL)
See Table 4 in [1].
6.1.2.123 ADI_ADAR690x_MAX_HPF_GAIN_RX_CHAN2
#define ADI_ADAR690x_MAX_HPF_GAIN_RX_CHAN2 (2UL)
See Table 4 in [1].
6.1.2.124 ADI_ADAR690x_MAX_HPF_GAIN_RX_CHAN3
#define ADI_ADAR690x_MAX_HPF_GAIN_RX_CHAN3 (2UL)
See Table 4 in [1].
6.1.2.125 ADI_ADAR690x_MAX_PAT_SEL_TEST_TONE
#define ADI_ADAR690x_MAX_PAT_SEL_TEST_TONE (63UL)
See Table 4 in [1].
```

```
6.1.2.126 ADI_ADAR690x_MAX_PGA_GAIN_RX_CHAN0
#define ADI_ADAR690x_MAX_PGA_GAIN_RX_CHAN0 (3UL)
See Table 4 in [1].
6.1.2.127 ADI_ADAR690x_MAX_PGA_GAIN_RX_CHAN1
#define ADI_ADAR690x_MAX_PGA_GAIN_RX_CHAN1 (3UL)
See Table 4 in [1].
6.1.2.128 ADI_ADAR690x_MAX_PGA_GAIN_RX_CHAN2
#define ADI_ADAR690x_MAX_PGA_GAIN_RX_CHAN2 (3UL)
See Table 4 in [1].
6.1.2.129 ADI_ADAR690x_MAX_PGA_GAIN_RX_CHAN3
#define ADI_ADAR690x_MAX_PGA_GAIN_RX_CHAN3 (3UL)
See Table 4 in [1].
6.1.2.130 ADI_ADAR690x_MAX_POWER_DOWN_AUTO_US
#define ADI_ADAR690x_MAX_POWER_DOWN_AUTO_US (1000000UL)
See Table 4 in [1].
6.1.2.131 ADI_ADAR690x_MAX_PWR_TX0
#define ADI_ADAR690x_MAX_PWR_TX0 (0L)
See Table 4 in [1].
```

```
6.1.2.132 ADI_ADAR690x_MAX_PWR_TX1
#define ADI_ADAR690x_MAX_PWR_TX1 (OL)
See Table 4 in [1].
6.1.2.133 ADI_ADAR690x_MAX_PWR_TX2
#define ADI_ADAR690x_MAX_PWR_TX2 (0L)
See Table 4 in [1].
6.1.2.134 ADI_ADAR690x_MAX_RAMP_BW_MHZ
#define ADI_ADAR690x_MAX_RAMP_BW_MHZ (5000.0F)
See Table 4 in [1].
6.1.2.135 ADI_ADAR690x_MAX_RAMP_START_FREQ_HZ
#define ADI_ADAR690x_MAX_RAMP_START_FREQ_HZ (8100000000ULL)
See Table 4 in [1].
6.1.2.136 ADI_ADAR690x_MAX_REF_FREQ_HZ
#define ADI_ADAR690x_MAX_REF_FREQ_HZ (8000000UL)
See Table 4 in [1].
6.1.2.137 ADI_ADAR690x_MAX_RFPLL_LOOP_BW_HZ
#define ADI_ADAR690x_MAX_RFPLL_LOOP_BW_HZ (1000000UL)
See Table 4 in [1].
```

```
6.1.2.138 ADI_ADAR690x_MAX_SYS_CAL_ENABLE
#define ADI_ADAR690x_MAX_SYS_CAL_ENABLE (1UL)
See Table 4 in [1].
6.1.2.139 ADI_ADAR690x_MAX_TIMING_COMP_EN
#define ADI_ADAR690x_MAX_TIMING_COMP_EN (1UL)
See Table 4 in [1].
6.1.2.140 ADI_ADAR690x_MIN_ADC_GAIN_RX_CHAN0
#define ADI_ADAR690x_MIN_ADC_GAIN_RX_CHAN0 (OUL)
See Table 4 in [1].
6.1.2.141 ADI_ADAR690x_MIN_ADC_GAIN_RX_CHAN1
#define ADI_ADAR690x_MIN_ADC_GAIN_RX_CHAN1 (0UL)
See Table 4 in [1].
6.1.2.142 ADI_ADAR690x_MIN_ADC_GAIN_RX_CHAN2
#define ADI_ADAR690x_MIN_ADC_GAIN_RX_CHAN2 (OUL)
See Table 4 in [1].
6.1.2.143 ADI_ADAR690x_MIN_ADC_GAIN_RX_CHAN3
#define ADI_ADAR690x_MIN_ADC_GAIN_RX_CHAN3 (OUL)
See Table 4 in [1].
```

```
6.1.2.144 ADI_ADAR690x_MIN_CASCADED
#define ADI_ADAR690x_MIN_CASCADED (OUL)
See Table 4 in [1].
6.1.2.145 ADI_ADAR690x_MIN_CHANNEL_SEL_TEST_TONE
#define ADI_ADAR690x_MIN_CHANNEL_SEL_TEST_TONE (OUL)
See Table 4 in [1].
6.1.2.146 ADI_ADAR690x_MIN_DMA_OFFSETS_SEL
#define ADI_ADAR690x_MIN_DMA_OFFSETS_SEL (OUL)
See Table 4 in [1].
6.1.2.147 ADI_ADAR690x_MIN_HPF_FC_RX_CHAN0
#define ADI_ADAR690x_MIN_HPF_FC_RX_CHAN0 (0UL)
See Table 4 in [1].
6.1.2.148 ADI_ADAR690x_MIN_HPF_FC_RX_CHAN1
#define ADI_ADAR690x_MIN_HPF_FC_RX_CHAN1 (OUL)
See Table 4 in [1].
6.1.2.149 ADI_ADAR690x_MIN_HPF_FC_RX_CHAN2
#define ADI_ADAR690x_MIN_HPF_FC_RX_CHAN2 (OUL)
See Table 4 in [1].
```

```
6.1.2.150 ADI_ADAR690x_MIN_HPF_FC_RX_CHAN3
#define ADI_ADAR690x_MIN_HPF_FC_RX_CHAN3 (OUL)
See Table 4 in [1].
6.1.2.151 ADI_ADAR690x_MIN_HPF_GAIN_RX_CHAN0
#define ADI_ADAR690x_MIN_HPF_GAIN_RX_CHAN0 (OUL)
See Table 4 in [1].
6.1.2.152 ADI_ADAR690x_MIN_HPF_GAIN_RX_CHAN1
#define ADI_ADAR690x_MIN_HPF_GAIN_RX_CHAN1 (OUL)
See Table 4 in [1].
6.1.2.153 ADI_ADAR690x_MIN_HPF_GAIN_RX_CHAN2
#define ADI_ADAR690x_MIN_HPF_GAIN_RX_CHAN2 (0UL)
See Table 4 in [1].
6.1.2.154 ADI_ADAR690x_MIN_HPF_GAIN_RX_CHAN3
#define ADI_ADAR690x_MIN_HPF_GAIN_RX_CHAN3 (OUL)
See Table 4 in [1].
6.1.2.155 ADI_ADAR690x_MIN_PAT_SEL_TEST_TONE
#define ADI_ADAR690x_MIN_PAT_SEL_TEST_TONE (OUL)
See Table 4 in [1].
```

```
6.1.2.156 ADI_ADAR690x_MIN_PGA_GAIN_RX_CHAN0
#define ADI_ADAR690x_MIN_PGA_GAIN_RX_CHAN0 (OUL)
See Table 4 in [1].
6.1.2.157 ADI_ADAR690x_MIN_PGA_GAIN_RX_CHAN1
#define ADI_ADAR690x_MIN_PGA_GAIN_RX_CHAN1 (OUL)
See Table 4 in [1].
6.1.2.158 ADI_ADAR690x_MIN_PGA_GAIN_RX_CHAN2
#define ADI_ADAR690x_MIN_PGA_GAIN_RX_CHAN2 (OUL)
See Table 4 in [1].
6.1.2.159 ADI_ADAR690x_MIN_PGA_GAIN_RX_CHAN3
#define ADI_ADAR690x_MIN_PGA_GAIN_RX_CHAN3 (0UL)
See Table 4 in [1].
6.1.2.160 ADI_ADAR690x_MIN_POWER_DOWN_AUTO_US
#define ADI_ADAR690x_MIN_POWER_DOWN_AUTO_US (OUL)
See Table 4 in [1].
6.1.2.161 ADI_ADAR690x_MIN_PWR_TX0
#define ADI_ADAR690x_MIN_PWR_TX0 (-10L)
See Table 4 in [1].
```

```
6.1.2.162 ADI_ADAR690x_MIN_PWR_TX1
#define ADI_ADAR690x_MIN_PWR_TX1 (-10L)
See Table 4 in [1].
6.1.2.163 ADI_ADAR690x_MIN_PWR_TX2
#define ADI_ADAR690x_MIN_PWR_TX2 (-10L)
See Table 4 in [1].
6.1.2.164 ADI_ADAR690x_MIN_RAMP_BW_MHZ
#define ADI_ADAR690x_MIN_RAMP_BW_MHZ (-5000.0F)
See Table 4 in [1].
6.1.2.165 ADI_ADAR690x_MIN_RAMP_START_FREQ_HZ
#define ADI_ADAR690x_MIN_RAMP_START_FREQ_HZ (7600000000ULL)
See Table 4 in [1].
6.1.2.166 ADI_ADAR690x_MIN_REF_FREQ_HZ
#define ADI_ADAR690x_MIN_REF_FREQ_HZ (4000000UL)
See Table 4 in [1].
6.1.2.167 ADI_ADAR690x_MIN_RFPLL_LOOP_BW_HZ
#define ADI_ADAR690x_MIN_RFPLL_LOOP_BW_HZ (100000UL)
See Table 4 in [1].
```

```
6.1.2.168 ADI_ADAR690x_MIN_SYS_CAL_ENABLE
#define ADI_ADAR690x_MIN_SYS_CAL_ENABLE (OUL)
See Table 4 in [1].
6.1.2.169 ADI_ADAR690x_MIN_TIMING_COMP_EN
#define ADI_ADAR690x_MIN_TIMING_COMP_EN (OUL)
See Table 4 in [1].
6.1.2.170 ADI_ADAR690x_OFF_FW_DCCM_LOAD_ADDR
#define ADI_ADAR690x_OFF_FW_DCCM_LOAD_ADDR 0x1FDF8
Offset of DCCM file load address in ICCM file.
6.1.2.171 ADI_ADAR690x_OFF_FW_ICCM_LOAD_ADDR
#define ADI_ADAR690x_OFF_FW_ICCM_LOAD_ADDR 0x1FDF4
Offset of ICCM file load address in ICCM file.
6.1.2.172 ADI_ADAR690x_OFF_FW_VERSION
#define ADI_ADAR690x_OFF_FW_VERSION 0x1FDFC
Offset of firmware version in ICCM file.
6.1.2.173 ADI_ADAR690x_STS_ADCPLL_FREQ_HZ
#define ADI_ADAR690x_STS_ADCPLL_FREQ_HZ (ADI_ADAR690x_STS_BASE+0x4B8)
See Table 5 in [1].
```

```
6.1.2.174 ADI_ADAR690x_STS_AVDD_09P_PWR_SUP_VOLT
#define ADI_ADAR690x_STS_AVDD_09P_PWR_SUP_VOLT (ADI_ADAR690x_STS_BASE+0x24C)
See Table 5 in [1].
6.1.2.175 ADI_ADAR690x_STS_AVDD_1P8_PWR_SUP_VOLT
#define ADI_ADAR690x_STS_AVDD_1P8_PWR_SUP_VOLT (ADI_ADAR690x_STS_BASE+0x264)
See Table 5 in [1].
6.1.2.176 ADI_ADAR690x_STS_BASE
#define ADI_ADAR690x_STS_BASE 0x80004800
See STATUS TABLE [1].
6.1.2.177 ADI_ADAR690x_STS_COMPUTED_CRC_GROUP0
#define ADI_ADAR690x_STS_COMPUTED_CRC_GROUP0 (ADI_ADAR690x_STS_BASE+0x3FC)
See Table 5 in [1].
6.1.2.178 ADI_ADAR690x_STS_COMPUTED_CRC_GROUP1
#define ADI_ADAR690x_STS_COMPUTED_CRC_GROUP1 (ADI_ADAR690x_STS_BASE+0x400)
See Table 5 in [1].
6.1.2.179 ADI_ADAR690x_STS_COMPUTED_CRC_GROUP10
#define ADI_ADAR690x_STS_COMPUTED_CRC_GROUP10 (ADI_ADAR690x_STS_BASE+0x424)
See Table 5 in [1].
```

```
6.1.2.180 ADI_ADAR690x_STS_COMPUTED_CRC_GROUP11
#define ADI_ADAR690x_STS_COMPUTED_CRC_GROUP11 (ADI_ADAR690x_STS_BASE+0x428)
See Table 5 in [1].
6.1.2.181 ADI_ADAR690x_STS_COMPUTED_CRC_GROUP12
#define ADI_ADAR690x_STS_COMPUTED_CRC_GROUP12 (ADI_ADAR690x_STS_BASE+0x42C)
See Table 5 in [1].
6.1.2.182 ADI_ADAR690x_STS_COMPUTED_CRC_GROUP13
#define ADI_ADAR690x_STS_COMPUTED_CRC_GROUP13 (ADI_ADAR690x_STS_BASE+0x430)
See Table 5 in [1].
6.1.2.183 ADI_ADAR690x_STS_COMPUTED_CRC_GROUP14
#define ADI_ADAR690x_STS_COMPUTED_CRC_GROUP14 (ADI_ADAR690x_STS_BASE+0x434)
See Table 5 in [1].
6.1.2.184 ADI_ADAR690x_STS_COMPUTED_CRC_GROUP15
#define ADI_ADAR690x_STS_COMPUTED_CRC_GROUP15 (ADI_ADAR690x_STS_BASE+0x438)
See Table 5 in [1].
6.1.2.185 ADI_ADAR690x_STS_COMPUTED_CRC_GROUP16
#define ADI_ADAR690x_STS_COMPUTED_CRC_GROUP16 (ADI_ADAR690x_STS_BASE+0x43C)
See Table 5 in [1].
```

```
6.1.2.186 ADI_ADAR690x_STS_COMPUTED_CRC_GROUP2
#define ADI_ADAR690x_STS_COMPUTED_CRC_GROUP2 (ADI_ADAR690x_STS_BASE+0x404)
See Table 5 in [1].
6.1.2.187 ADI_ADAR690x_STS_COMPUTED_CRC_GROUP3
#define ADI_ADAR690x_STS_COMPUTED_CRC_GROUP3 (ADI_ADAR690x_STS_BASE+0x408)
See Table 5 in [1].
6.1.2.188 ADI_ADAR690x_STS_COMPUTED_CRC_GROUP4
#define ADI_ADAR690x_STS_COMPUTED_CRC_GROUP4 (ADI_ADAR690x_STS_BASE+0x40C)
See Table 5 in [1].
6.1.2.189 ADI_ADAR690x_STS_COMPUTED_CRC_GROUP5
#define ADI_ADAR690x_STS_COMPUTED_CRC_GROUP5 (ADI_ADAR690x_STS_BASE+0x410)
See Table 5 in [1].
6.1.2.190 ADI_ADAR690x_STS_COMPUTED_CRC_GROUP6
#define ADI_ADAR690x_STS_COMPUTED_CRC_GROUP6 (ADI_ADAR690x_STS_BASE+0x414)
See Table 5 in [1].
6.1.2.191 ADI_ADAR690x_STS_COMPUTED_CRC_GROUP7
#define ADI_ADAR690x_STS_COMPUTED_CRC_GROUP7 (ADI_ADAR690x_STS_BASE+0x418)
See Table 5 in [1].
```

```
6.1.2.192 ADI_ADAR690x_STS_COMPUTED_CRC_GROUP8
#define ADI_ADAR690x_STS_COMPUTED_CRC_GROUP8 (ADI_ADAR690x_STS_BASE+0x41C)
See Table 5 in [1].
6.1.2.193 ADI_ADAR690x_STS_COMPUTED_CRC_GROUP9
#define ADI_ADAR690x_STS_COMPUTED_CRC_GROUP9 (ADI_ADAR690x_STS_BASE+0x420)
See Table 5 in [1].
6.1.2.194 ADI_ADAR690x_STS_CRC_FAIL
#define ADI_ADAR690x_STS_CRC_FAIL (ADI_ADAR690x_STS_BASE+0x3D8)
See Table 5 in [1].
6.1.2.195 ADI_ADAR690x_STS_CRC_PASS
#define ADI_ADAR690x_STS_CRC_PASS (ADI_ADAR690x_STS_BASE+0x3D4)
See Table 5 in [1].
6.1.2.196 ADI_ADAR690x_STS_DMA_OFFSETS_LUT
#define ADI_ADAR690x_STS_DMA_OFFSETS_LUT (ADI_ADAR690x_STS_BASE+0xE1C)
See Table 5 in [1].
6.1.2.197 ADI_ADAR690x_STS_DVDD_09P_PWR_SUP_VOLT
#define ADI_ADAR690x_STS_DVDD_09P_PWR_SUP_VOLT (ADI_ADAR690x_STS_BASE+0x258)
See Table 5 in [1].
```

```
6.1.2.198 ADI_ADAR690x_STS_LOCHAIN_TEMP
#define ADI_ADAR690x_STS_LOCHAIN_TEMP (ADI_ADAR690x_STS_BASE+0x1C)
See Table 5 in [1].
6.1.2.199 ADI_ADAR690x_STS_OP_PWR_TX0
#define ADI_ADAR690x_STS_OP_PWR_TX0 (ADI_ADAR690x_STS_BASE+0x230)
See Table 5 in [1].
6.1.2.200 ADI_ADAR690x_STS_OP_PWR_TX1
#define ADI_ADAR690x_STS_OP_PWR_TX1 (ADI_ADAR690x_STS_BASE+0x234)
See Table 5 in [1].
6.1.2.201 ADI_ADAR690x_STS_OP_PWR_TX2
#define ADI_ADAR690x_STS_OP_PWR_TX2 (ADI_ADAR690x_STS_BASE+0x238)
See Table 5 in [1].
6.1.2.202 ADI_ADAR690x_STS_RFPLL_FREQ_HZ
#define ADI_ADAR690x_STS_RFPLL_FREQ_HZ (ADI_ADAR690x_STS_BASE+0x4D0)
See Table 5 in [1].
6.1.2.203 ADI_ADAR690x_STS_RX0_TEMP
#define ADI_ADAR690x_STS_RX0_TEMP (ADI_ADAR690x_STS_BASE+0xC)
See Table 5 in [1].
```

```
6.1.2.204 ADI_ADAR690x_STS_RX1_TEMP
#define ADI_ADAR690x_STS_RX1_TEMP (ADI_ADAR690x_STS_BASE+0x10)
See Table 5 in [1].
6.1.2.205 ADI_ADAR690x_STS_RX2_TEMP
#define ADI_ADAR690x_STS_RX2_TEMP (ADI_ADAR690x_STS_BASE+0x14)
See Table 5 in [1].
6.1.2.206 ADI_ADAR690x_STS_RX3_TEMP
#define ADI_ADAR690x_STS_RX3_TEMP (ADI_ADAR690x_STS_BASE+0x18)
See Table 5 in [1].
6.1.2.207 ADI_ADAR690x_STS_RX_SIGCHAIN_MISMATCH_0
#define ADI_ADAR690x_STS_RX_SIGCHAIN_MISMATCH_0 (ADI_ADAR690x_STS_BASE+0x214)
See Table 5 in [1].
6.1.2.208 ADI_ADAR690x_STS_RX_SIGCHAIN_MISMATCH_1
#define ADI_ADAR690x_STS_RX_SIGCHAIN_MISMATCH_1 (ADI_ADAR690x_STS_BASE+0x218)
See Table 5 in [1].
6.1.2.209 ADI_ADAR690x_STS_RX_SIGCHAIN_MISMATCH_2
#define ADI_ADAR690x_STS_RX_SIGCHAIN_MISMATCH_2 (ADI_ADAR690x_STS_BASE+0x21C)
See Table 5 in [1].
```

```
6.1.2.210 ADI_ADAR690x_STS_RX_SIGCHAIN_MISMATCH_3
#define ADI_ADAR690x_STS_RX_SIGCHAIN_MISMATCH_3 (ADI_ADAR690x_STS_BASE+0x220)
See Table 5 in [1].
6.1.2.211 ADI_ADAR690x_STS_RX_SIGCHAIN_MISMATCH_4
#define ADI_ADAR690x_STS_RX_SIGCHAIN_MISMATCH_4 (ADI_ADAR690x_STS_BASE+0x224)
See Table 5 in [1].
6.1.2.212 ADI_ADAR690x_STS_RX_SIGCHAIN_MISMATCH_5
#define ADI_ADAR690x_STS_RX_SIGCHAIN_MISMATCH_5 (ADI_ADAR690x_STS_BASE+0x228)
See Table 5 in [1].
6.1.2.213 ADI_ADAR690x_STS_TX0_TEMP
#define ADI_ADAR690x_STS_TX0_TEMP (ADI_ADAR690x_STS_BASE+0x0)
See Table 5 in [1].
6.1.2.214 ADI_ADAR690x_STS_TX1_TEMP
#define ADI_ADAR690x_STS_TX1_TEMP (ADI_ADAR690x_STS_BASE+0x4)
See Table 5 in [1].
6.1.2.215 ADI_ADAR690x_STS_TX2_TEMP
#define ADI_ADAR690x_STS_TX2_TEMP (ADI_ADAR690x_STS_BASE+0x8)
See Table 5 in [1].
```

```
6.1.2.216 ADI_ADAR690x_STS_TX_LOAD_T0_TX0
#define ADI_ADAR690x_STS_TX_LOAD_T0_TX0 (ADI_ADAR690x_STS_BASE+0x34)
See Table 5 in [1].
6.1.2.217 ADI_ADAR690x_STS_TX_LOAD_T0_TX1
#define ADI_ADAR690x_STS_TX_LOAD_T0_TX1 (ADI_ADAR690x_STS_BASE+0x38)
See Table 5 in [1].
6.1.2.218 ADI_ADAR690x_STS_TX_LOAD_T0_TX2
#define ADI_ADAR690x_STS_TX_LOAD_T0_TX2 (ADI_ADAR690x_STS_BASE+0x3C)
See Table 5 in [1].
6.1.2.219 ADI_ADAR690x_STS_VDD_DCO_PWR_SUP_VOLT
#define ADI_ADAR690x_STS_VDD_DCO_PWR_SUP_VOLT (ADI_ADAR690x_STS_BASE+0x248)
See Table 5 in [1].
6.1.2.220 ADI_ADAR690x_STS_VDDIO_1P8_PWR_SUP_VOLT
#define ADI_ADAR690x_STS_VDDIO_1P8_PWR_SUP_VOLT (ADI_ADAR690x_STS_BASE+0x274)
See Table 5 in [1].
6.1.2.221 ADI_ADAR690x_STS_VDDIO_PWR_SUP_VOLT
#define ADI_ADAR690x_STS_VDDIO_PWR_SUP_VOLT (ADI_ADAR690x_STS_BASE+0x27C)
See Table 5 in [1].
```

## 6.2 adi\_dmdriver.h File Reference

```
Public C interface to the driver.
#include <stdint.h>
#include <stdbool.h>
#include <stddef.h>
#include "adi_dmhal.h"
Data Structures
    · struct adi dm ramp profile t
         Ramp Profile.
    · struct adi_dm_tx_overlay_t
         Tx Overlay.
    · struct adi_dm_ramp_config_t
         Ramp Configuration.
    · struct adi dm burst profile t
         Burst Profile.
    struct adi_dm_power_up_t
         IN parameter to adi_dm_PowerUp

    struct adi_dm_lvds_setup_t

         IN parameter to adi_dm_LvdsSetup

    struct adi_dm_mipi_setup_t

         IN parameter to adi_dm_MipiSetup
    • struct adi_dm_afe_setup_t
         IN parameter to adi_dm_AfeSetup

    struct adi_dm_tx_setup_t

         IN parameter to adi_dm_TxSetup
    • struct adi_dm_ramp_shape_t
         High level description of ramp shape input to adi_dm_CalcRamp()

    struct adi_dm_actual_ramp_shape_t

         High level description of ramp shape output by adi_dm_CalcRamp()

    struct adi_dm_builtin_mimo_setup_t

         IN parameter to adi_dm_BuiltinMimoSetup()
    · struct adi_dm_dma_ramp_setup_t
         IN parameter to adi_dm_DmaRampSetup()

    struct adi_dm_periodic_calibration_t

         IN parameter to adi_dm_PeriodicCalibration
    · struct adi_dm_rfpll_reconfig_t
         IN parameter to adi_dm_RfpllReconfig()

    struct adi_dm_mask_faults_t

         IN parameter to adi_dm_MaskFaults

    struct adi_dm_temperature_t

         IN parameter to adi_dm_TemperatureGet

    struct adi_dm_power_detector_meas_task_t

         IN parameter to adi_dm_PowerDetectorMeasTask

    struct adi_dm_write_rfpll_period_t

         IN parameter to adi_dm_WriteRfpllPeriod OUT parameter to adi_dm_CalcRfpllPeriod
    • struct adi_dm_calc_rfpll_period_t
         IN parameter to adi_dm_CalcRfpllPeriod

    struct adi_dm_tasklist_pool_setup_t
```

IN parameter to adi\_dm\_TasklistPoolSetup

#### **Enumerations**

```
    enum adi_dm_err_t {
        ADI_DM_SUCCESS = 0, ADI_DM_FAIL = -1, ADI_DM_TIMEDOUT = -2, ADI_DM_PARAMETER_ERROR
        = -3,
        ADI_DM_FIRMWARE_ERROR = -4, ADI_DM_SPI_SCRATCHPAD_ERROR = -5, ADI_DM_MISC_SCRATCHPAD_ERROR
        = -6, ADI_DM_SPI_CRC_ERROR = -7,
        ADI_DM_SPI_COUNTER_ERROR = -8, ADI_DM_CASCADED_TX_PWR_CHK_ERROR = -9 }
        Possible error codes.
    enum adi_dm_gpio_t {
        ADI_DM_RESETB, ADI_DM_GPIO0, ADI_DM_GPIO1, ADI_DM_FAULT0B,
        ADI_DM_FAULT1, ADI_DM_TRIG, ADI_DM_PWDNB, ADI_DM_GPIO6,
        ADI_DM_GPIO7, ADI_DM_GPIO8, ADI_DM_GPIO9, ADI_DM_GPIO10,
        ADI_DM_GPIO11, ADI_DM_NUM_GPIO }
        Names for GPIO pins.
```

#### **Functions**

#### **Driver initialization**

- void adi\_dm\_InitDriver (void)
   Initialize driver and host side, do not touch device.
- void adi\_dm\_FiniDriver (void)

Release any resources used by driver.

• const char \* adi\_dm\_DriverVersion (void)

Return a string denoting driver release or "unreleased".

## Typed memory access

These are convenience functions for memory access.

They are not strictly required, but may avoid errors in customer code.

The following data types (other than uint32\_t) are supported:

- uint64 t
- · float
- double
- static adi\_dm\_err\_t adi\_dm\_WriteU64 (adi\_dm\_num\_t dm\_num, uint32\_t addr, uint64\_t value)
   Write uint64\_t to the DigiMMIC address space, checking for CRC errors.
- static adi\_dm\_err\_t adi\_dm\_WriteF32 (adi\_dm\_num\_t dm\_num, uint32\_t addr, float value)

  Write float to the DigiMMIC address space, checking for CRC errors.
- static adi\_dm\_err\_t adi\_dm\_ReadF32 (adi\_dm\_num\_t dm\_num, uint32\_t addr, float \*value)

  Read float from the DigiMMIC address space, checking for CRC errors.
- static adi\_dm\_err\_t adi\_dm\_ReadU64 (adi\_dm\_num\_t dm\_num, uint32\_t addr, uint64\_t \*value)

  Read uint64\_t value from the DigiMMIC address space, checking for CRC errors.
- static adi\_dm\_err\_t adi\_dm\_ReadF64 (adi\_dm\_num\_t dm\_num, uint32\_t addr, double \*value)

  Read double from the DigiMMIC address space, checking for CRC errors.
- static adi\_dm\_err\_t adi\_dm\_WriteF64 (adi\_dm\_num\_t dm\_num, uint32\_t addr, double value)
   Write double to the DigiMMIC address space, checking for CRC errors.

```
Low-level
```

}

This is the low-level API. All functions take a dm\_num parameter specifying which DigiMMIC to use. Valid values for this is the contiguous range from ADI\_DM\_MASTER (0) to (ADI\_DM\_NUM\_DIGIMMIC - 1) inclusive.

```
    enum adi_dm_num_t {
        ADI_DM_MASTER = 0, ADI_DM_SLAVE1 = 1, ADI_DM_SLAVE2 = 2, ADI_DM_SLAVE3 = 3,
        ADI_DM_ALL_DIGIMMICS = 0xFF }
```

· adi dm num t adi dm active digimmics

Number of devices actively controlled by the driver.

- uint32\_t adi\_dm\_sw\_fault0\_mask
- uint32\_t adi\_dm\_sw\_fault1\_mask
- uint32\_t adi\_dm\_sw\_fault2\_mask
- · uint32 t adi dm sw fault3 mask
- · uint32 t adi dm fault status0 mask
- uint32 t adi dm fault status1 mask
- uint32\_t adi\_dm\_fault\_status2\_mask
- adi\_dm\_err\_t adi\_dm\_Write (adi\_dm\_num\_t dm\_num, uint32\_t addr, uint32\_t value)

Write a word to the DigiMMIC address space, checking for CRC error.

adi\_dm\_err\_t adi\_dm\_Read (adi\_dm\_num\_t dm\_num, uint32\_t addr, uint32\_t \*value)

Read a word from the DigiMMIC address space, checking for CRC error.

adi\_dm\_err\_t adi\_dm\_RMW (adi\_dm\_num\_t dm\_num, uint32\_t addr, uint32\_t mask, uint32\_t bits)

Read, modify, write a word in the DigiMMIC address space, checking for CRC error.

• adi\_dm\_err\_t adi\_dm\_BlockWrite (adi\_dm\_num\_t dm\_num, uint32\_t addr, size\_t sz, const void \*data)

Write a memory region in the DigiMMIC address space, checking for CRC error.

adi\_dm\_err\_t adi\_dm\_BlockRead (adi\_dm\_num\_t dm\_num, uint32\_t addr, size\_t sz, void \*data)

Read a memory region in the DigiMMIC address space, checking for CRC error.

adi\_dm\_err\_t adi\_dm\_BlockCallFW (adi\_dm\_num\_t dm\_num, size\_t sz, const void \*data)

Execute a firmware task.

• static adi dm err t adi dm CallFW (adi dm num t dm num, uint32 t cmd)

Execute a firmware task.

- static adi\_dm\_err\_t adi\_dm\_CallFW2 (adi\_dm\_num\_t dm\_num, uint32\_t cmd, uint32\_t p1, uint32\_t p2) Execute a firmware task.
- static adi\_dm\_err\_t adi\_dm\_CallFWU64 (adi\_dm\_num\_t dm\_num, uint32\_t cmd, uint64\_t p)
- adi\_dm\_err\_t adi\_dm\_PinMux (adi\_dm\_num\_t dm\_num, adi\_dm\_gpio\_t pin, uint8\_t fer, uint8\_t mux)
   Control function of an IO pad.

#### High-level

This is the high-level API.

- #define ADI\_DM\_NUM\_TX 3 /\*\* Number of Tx channels on each part. \*/
- #define ADI\_DM\_NUM\_RX 4 /\*\* Number of Rx channels on each part. \*/
- #define ADI DM REF CLK DIV 20U

Set CLKOUT pin to ref clk / 2.

• #define ADI DM REF CLK DIV 4 1U

Set CLKOUT pin to ref\_clk / 4.

• #define ADI\_DM\_REF\_CLK\_DIV 2U

Set CLKOUT pin to ref\_clk.

#define ADI\_DM\_TIMING\_COMP\_DISABLED 0U

Disabled.

#define ADI\_DM\_TIMING\_COMP\_GPI07\_GPI09 1U

GPIO7 and GPIO9 connected.

#define ADI\_DM\_TIMING\_COMP\_GPIO7\_ONLY 2U

Only GPIO7 connected.

• #define ADI DM TIMING COMP GPIO9 ONLY 3U

Only GPIO9 connected.

#define ADI\_DM\_OUTPUT\_BITWIDTH\_16 0U

Set filter output bitwidth to 16.

• #define ADI\_DM\_OUTPUT\_BITWIDTH\_14 1U

Set filter\_output\_bitwidth to 14.

• #define ADI\_DM\_OUTPUT\_BITWIDTH\_12 2U

Set filter\_output\_bitwidth to 12.

• #define ADI DM ADCCLK DIV 6 1U

Set Ivds\_clk to ADCCLK / 6.

#define ADI\_DM\_ADCCLK\_DIV\_1\_5 2U

Set Ivds clk to ADCCLK / 1.5.

• #define ADI DM ADCCLK DIV 23U

Set Ivds clk to ADCCLK / 2.

• #define ADI\_DM\_ADCCLK\_DIV\_3 4U

Set Ivds clk to ADCCLK / 3.

#define ADI\_DM\_ADCCLK\_DIV\_4 5U

Set Ivds\_clk to ADCCLK / 4.

• #define ADI\_DM\_ADCCLK\_DIV\_8 6U

Set Ivds\_clk to ADCCLK / 8.

#define ADI\_DM\_MIPI\_CLK\_1200MHZ 0UL

Set mipi\_clk to 1.2 GHz.

#define ADI\_DM\_MIPI\_CLK\_1000MHZ 1UL

Set mipi\_clk to 1.0 GHz.

#define ADI\_DM\_MIPI\_CLK\_800MHZ 2UL

Set mipi\_clk to 800 MHz.

#define ADI\_DM\_MIPI\_CLK\_80MHZ 3UL

Set mipi\_clk to 80 MHz.

#define ADI\_DM\_MIPI\_CLK\_650MHZ 4UL

Set mipi\_clk to 650 MHz.

• #define ADI\_DM\_MIPI\_CLK\_NUM 5UL

Used to check adi\_dm\_mipi\_clk\_t range.

#define ADI\_DM\_1\_MIPI\_LANE OUL

Enable 1 lane.

• #define ADI DM 2 MIPI LANES 1UL

Enable 2 lanes.

#define ADI\_DM\_4\_MIPI\_LANES 2UL

Enable 4 lanes.

• #define ADI\_DM\_YUV422\_8B 0x1EUL

YUV422\_8B.

#define ADI\_DM\_RGB444 0x20UL

RGB444.

#define ADI\_DM\_RGB555 0x21UL

RGB555.

```
    #define ADI_DM_RGB565 0x22UL

     RGB565.

    #define ADI DM RAW6 0x28UL

     RAW6.

    #define ADI_DM_RAW7 0x29UL

     RAW7.
• #define ADI_DM_RAW8 0x2AUL
     RAW8

    #define ADI_DM_RAW12 0x2CUL

    #define ADI DM RAW14 0x2DUL

     RAW14.

    #define ADI_DM_BITP_MIMO_SEQ_VAL_PAT0 0

     Bit position of active antennas during sequence step 0.

    #define ADI_DM_BITM_MIMO_SEQ_VAL_PAT0 0x7

     Bit mask of active antennas during sequence step 0.

    #define ADI DM BITP MIMO SEQ VAL PHASE0 3

     Bit position of phase during sequence step 0.

    #define ADI_DM_BITM_MIMO_SEQ_VAL_PHASE0 0x8

     Bit mask of phase during sequence step 0.

    #define ADI DM BITP MIMO SEQ VAL PAT1 4

     Bit position of active antennas during sequence step 1.

    #define ADI_DM_BITM_MIMO_SEQ_VAL_PAT1 0x70

     Bit mask of active antennas during sequence step 1.

    #define ADI DM BITP MIMO SEQ VAL PHASE1 7

     Bit position of phase during sequence step 1.

    #define ADI_DM_BITM_MIMO_SEQ_VAL_PHASE1 0x80

     Bit mask of phase during sequence step 1.

    #define ADI_DM_BITP_MIMO_SEQ_VAL_PAT2 8

     Bit position of active antennas during sequence step 2.

    #define ADI DM BITM MIMO SEQ VAL PAT2 0x700

     Bit mask of active antennas during sequence step 2.

    #define ADI_DM_BITP_MIMO_SEQ_VAL_PHASE2 11

     Bit position of phase during sequence step 2.

    #define ADI DM BITM MIMO SEQ VAL PHASE2 0x800

     Bit mask of phase during sequence step 2.
enum adi_dm_hpf_fc_t {
 ADI_DM_HPF_FC_125_KHZ = 0, ADI_DM_HPF_FC_250_KHZ = 1, ADI_DM_HPF_FC_500_KHZ = 2, A\hookleftarrow
 DI_DM_HPF_FC_1_MHZ = 3,
 ADI DM HPF FC 2 MHZ = 4, ADI DM HPF FC 4 MHZ = 5, ADI DM HPF FC 8 MHZ = 6 }
     Enumeration for high pass filter (HPF) corner frequency.

    enum adi_dm_hpf_gain_t { ADI_DM_HPF_GAIN_6_DB = 0, ADI_DM_HPF_GAIN_12_DB = 1, ADI_DM ←

  HPF_GAIN_18_DB = 2 }
     Enumeration for high pass filter (HPF) gain.

 enum adi dm pga gain t {

 ADI DM PGA GAIN 0 DB = 0, ADI DM PGA GAIN 6 DB = 1, ADI DM PGA GAIN 12 DB = 2, AD ←
 I DM PGA GAIN 18 DB = 3,
 ADI DM PGA GAIN 24 DB = 4 }
     Enumeration for programmable gain amplifier (PGA) in RX channel.
enum adi_dm_adc_gain_t { ADI_DM_ADC_GAIN_0_DB = 0, ADI_DM_ADC_GAIN_3_DB = 2 }
     Enumeration for programmable gain amplifier (PGA) in RX channel.
```

enum adi\_dm\_pga\_mux\_t { ADI\_DM\_PGA\_MUX\_HPF\_OUTPUT = 0, ADI\_DM\_PGA\_MUX\_HPF\_INPUT = 1, ADI DM PGA MUX DISCONNECTED = 2 } Enumeration for programmable gain amplifier (PGA) input. typedef uint8 t adi dm clkoutctrl t Effective enumeration for CLKOUTCTRL clock selection. typedef uint8\_t adi\_dm\_timing\_comp\_setting\_t Values for ADI ADAR690x CFG TIMING COMP EN setting for BIST56. typedef uint8\_t adi\_dm\_lvds\_clk\_t Effective enumeration for LVDS clock selection. typedef uint32\_t adi\_dm\_mipi\_clk\_t Effective enumeration for MIPI clock selection. typedef uint32\_t adi\_dm\_num\_mipi\_lanes\_t Effective enumeration for number of MIPI lanes to enable. • typedef uint32\_t adi\_dm\_mipi\_data\_type\_t Effective enumeration for payload MIPI data type. adi\_dm\_err\_t adi\_dm\_PowerUp (const adi\_dm\_power\_up\_t \*p) Power up device. • adi dm err t adi dm PowerDown (void) Power down device. adi dm err t adi dm LvdsSetup (const adi dm lvds setup t \*p) Dataport configuration for LVDS parts. adi dm err t adi dm MipiSetup (const adi dm mipi setup t \*p) Dataport configuration for MIPI parts. adi dm err t adi dm AfeSetup (const adi dm afe setup t \*p) Analog front end (AFE) configuration. adi dm err t adi dm TxSetup (const adi dm tx setup t \*p) Transmitter path (Tx) configuration. adi\_dm\_err\_t adi\_dm\_CalcRamp (const adi\_dm\_ramp\_shape\_t \*in, adi\_dm\_ramp\_profile\_t \*ramp\_profile, adi\_dm\_ramp\_config\_t \*ramp\_config, adi\_dm\_actual\_ramp\_shape\_t \*actual) Calculate ramp profile from high level parameters. adi dm err t adi dm BuiltinMimoSetup (const adi dm builtin mimo setup t \*p) Register writes for ramp generation using built-in MIMO mode. adi\_dm\_err\_t adi\_dm\_BurstProfileSetup (const adi\_dm\_burst\_profile\_t \*p, uint32\_t \*dma\_mem\_limit, uint32\_t \*bpid) Memory writes for ramp generation using DMA. adi dm err t adi dm DmaRampSetup (const adi dm dma ramp setup t\*p) Register writes for ramp generation using DMA. adi dm err t adi dm SelectBurstProfile (uint32 t bpid) Select the burst profile to use for subsequent bursts. adi\_dm\_err\_t adi\_dm\_Trigger (void) Issue software trigger for a single burst. adi dm err t adi dm PeriodicCalibration (const adi dm periodic calibration t \*p) Perform periodic firmware (re-)calibration as recommended by [1]. adi\_dm\_err\_t adi\_dm\_RfpllReconfig (const adi\_dm\_rfpll\_reconfig\_t \*p) Reconfigure RFPLL. adi dm err t adi dm RfpllLock (uint64 t ramp start freq hz) Set the RFPLL lock frequency. adi\_dm\_err\_t adi\_dm\_LockConfig (void) Setup for checks that configuration does not change by accident. adi\_dm\_err\_t adi\_dm\_UnlockConfig (void)

Tear down for checks that configuration does not change by accident.

#### **Miscellaneous**

These functions provide functionality which does not quite fit into the other categories.

• #define ADI DM SYSCAL TX SIZE 24

Dimension for BIST54 t0 measurements.

• #define ADI\_DM\_SYSCAL\_RX\_SIZE 24

Dimension for BIST15 to measurements.

• uint32\_t adi\_dm\_Crc32ADI (uint8\_t \*p, int n, int step)

Calculate a CRC/checksum.

adi\_dm\_err\_t adi\_dm\_MaskFaults (adi\_dm\_mask\_faults\_t \*p)

Ignore faults triggered by hardware or software errors.

adi dm err t adi dm TemperatureGet (adi dm temperature t \*out)

Get temperature of parts.

adi\_dm\_err\_t adi\_dm\_SetLvdsTestPattern (uint16\_t pat[ADI\_DM\_NUM\_DIGIMMIC][ADI\_DM\_NUM\_RX])

Set test mode on LVDS devices.

adi\_dm\_err\_t adi\_dm\_ClearLvdsTestPattern (void)

Unset test mode on LVDS devices.

adi\_dm\_err\_t adi\_dm\_ManualSleep (void)

Enter low power state suitable for sleep between bursts.

adi\_dm\_err\_t adi\_dm\_ManualWake (void)

Exit the low power state suitable for sleep between bursts.

adi\_dm\_err\_t adi\_dm\_PowerDetectorMeasTask (adi\_dm\_power\_detector\_meas\_task\_t \*p)

Configures Power Detector Measurement tasks and sets measurement for next burst.

adi\_dm\_err\_t adi\_dm\_CalcPwrDetCfg (adi\_dm\_burst\_profile\_t \*p, adi\_dm\_power\_detector\_meas\_task\_t \*out)

Calculate power detector configuration for a burst, required by BIST15: Rx chain diagnostic check, BIST18: LO chain output monitor, BIST19: Tx output transmit power check, BIST44: Power detector rationality check, BIST53: Tx isolation monitor check, and BIST54: Tx output load monitor check.

adi dm err t adi dm WriteRfpllPeriod (adi dm write rfpll period t\*p)

Calculate expected RFPLL period count for a burst, required by BIST103c 'RFPLL period check'.

adi\_dm\_err\_t adi\_dm\_CalcRfpllPeriod (adi\_dm\_calc\_rfpll\_period\_t \*p, adi\_dm\_write\_rfpll\_period\_t \*out)

Calculate expected RFPLL period count for a burst, required by BIST103c 'RFPLL period check'.

adi\_dm\_err\_t adi\_dm\_SetSysCal (bool enable\_sys\_cal)

Set system calibration mode.

- adi\_dm\_err\_t adi\_dm\_WriteSysCalRx (const uint8\_t in[ADI\_DM\_NUM\_DIGIMMIC][ADI\_DM\_SYSCAL\_RX\_SIZE])
   Write RX System Calibration values.
- adi\_dm\_err\_t adi\_dm\_WriteSysCalTx (const uint8\_t in[ADI\_DM\_NUM\_DIGIMMIC][ADI\_DM\_SYSCAL\_TX\_SIZE])

  Write TX System Calibration values.
- adi\_dm\_err\_t adi\_dm\_ReadSysCalRx (uint8\_t out[ADI\_DM\_NUM\_DIGIMMIC][ADI\_DM\_SYSCAL\_RX\_SIZE])
   Read RX System Calibration values.
- adi dm err tadi dm ReadSysCalTx (uint8 tout[ADI DM NUM DIGIMMIC][ADI DM SYSCAL TX SIZE])

Read TX System Calibration values.

adi\_dm\_err\_t adi\_dm\_PwndnInterrupt (void)

Send PWDNb interrupt.

• adi\_dm\_err\_t adi\_dm\_Tasklist (adi\_dm\_num\_t dm\_num, uint8\_t listno)

Execute a tasklist.

adi\_dm\_err\_t adi\_dm\_TasklistNoBlock (adi\_dm\_num\_t dm\_num, uint8\_t listno)

Execute a tasklist without blocking.

• adi\_dm\_err\_t adi\_dm\_TasklistPoolSetup (const adi\_dm\_tasklist\_pool\_setup\_t \*p, uint32\_t \*dma\_mem\_limit)

Create a tasklist pool.

## 6.2.1 Detailed Description

Public C interface to the driver.

## **6.2.2** Macro Definition Documentation

```
6.2.2.1 ADI_DM_1_MIPI_LANE
```

#define ADI\_DM\_1\_MIPI\_LANE OUL

Enable 1 lane.

See adi\_dm\_num\_mipi\_lanes\_t.

## 6.2.2.2 ADI\_DM\_2\_MIPI\_LANES

#define ADI\_DM\_2\_MIPI\_LANES 1UL

Enable 2 lanes.

See adi\_dm\_num\_mipi\_lanes\_t.

## 6.2.2.3 ADI\_DM\_4\_MIPI\_LANES

#define ADI\_DM\_4\_MIPI\_LANES 2UL

Enable 4 lanes.

See adi\_dm\_num\_mipi\_lanes\_t.

## 6.2.2.4 ADI\_DM\_ADCCLK\_DIV\_1\_5

#define ADI\_DM\_ADCCLK\_DIV\_1\_5 2U

Set lvds\_clk to ADCCLK / 1.5.

See also

adi\_dm\_lvds\_clk\_t.

```
6.2.2.5 ADI_DM_ADCCLK_DIV_2
#define ADI_DM_ADCCLK_DIV_2 3U
Set lvds_clk to ADCCLK / 2.
See also
     adi_dm_lvds_clk_t.
6.2.2.6 ADI_DM_ADCCLK_DIV_3
#define ADI_DM_ADCCLK_DIV_3 4U
Set lvds_clk to ADCCLK / 3.
See also
     adi_dm_lvds_clk_t.
6.2.2.7 ADI_DM_ADCCLK_DIV_4
#define ADI_DM_ADCCLK_DIV_4 5U
Set lvds_clk to ADCCLK / 4.
See also
     adi_dm_lvds_clk_t.
6.2.2.8 ADI_DM_ADCCLK_DIV_6
#define ADI_DM_ADCCLK_DIV_6 1U
Set lvds_clk to ADCCLK / 6.
See also
     adi\_dm\_lvds\_clk\_t.
```

```
6.2.2.9 ADI_DM_ADCCLK_DIV_8
#define ADI_DM_ADCCLK_DIV_8 6U
Set lvds_clk to ADCCLK / 8.
See also
     adi_dm_lvds_clk_t.
6.2.2.10 ADI_DM_MIPI_CLK_1000MHZ
#define ADI_DM_MIPI_CLK_1000MHZ 1UL
Set mipi_clk to 1.0 GHz.
See adi_dm_mipi_clk_t.
6.2.2.11 ADI_DM_MIPI_CLK_1200MHZ
#define ADI_DM_MIPI_CLK_1200MHZ OUL
Set mipi_clk to 1.2 GHz.
See adi_dm_mipi_clk_t.
6.2.2.12 ADI_DM_MIPI_CLK_650MHZ
#define ADI_DM_MIPI_CLK_650MHZ 4UL
Set mipi_clk to 650 MHz.
See adi_dm_mipi_clk_t.
6.2.2.13 ADI_DM_MIPI_CLK_800MHZ
#define ADI_DM_MIPI_CLK_800MHZ 2UL
Set mipi_clk to 800 MHz.
See adi_dm_mipi_clk_t.
6.2.2.14 ADI_DM_MIPI_CLK_80MHZ
#define ADI_DM_MIPI_CLK_80MHZ 3UL
Set mipi_clk to 80 MHz.
```

See adi\_dm\_mipi\_clk\_t.

## 6.2.2.15 ADI\_DM\_MIPI\_CLK\_NUM #define ADI\_DM\_MIPI\_CLK\_NUM 5UL Used to check adi\_dm\_mipi\_clk\_t range. 6.2.2.16 ADI\_DM\_OUTPUT\_BITWIDTH\_12 #define ADI\_DM\_OUTPUT\_BITWIDTH\_12 2U Set filter\_output\_bitwidth to 12. See also adi\_dm\_lvds\_setup\_t and adi\_dm\_mipi\_setup\_t. 6.2.2.17 ADI\_DM\_OUTPUT\_BITWIDTH\_14 #define ADI\_DM\_OUTPUT\_BITWIDTH\_14 1U Set filter\_output\_bitwidth to 14. See also adi\_dm\_lvds\_setup\_t and adi\_dm\_mipi\_setup\_t. 6.2.2.18 ADI\_DM\_OUTPUT\_BITWIDTH\_16 #define ADI\_DM\_OUTPUT\_BITWIDTH\_16 OU Set filter\_output\_bitwidth to 16. See also adi\_dm\_lvds\_setup\_t and adi\_dm\_mipi\_setup\_t. 6.2.2.19 ADI\_DM\_RAW12 #define ADI\_DM\_RAW12 0x2CUL RAW12.

See adi\_dm\_mipi\_data\_type\_t.

```
6.2.2.20 ADI_DM_RAW14
#define ADI_DM_RAW14 0x2DUL
RAW14.
See adi_dm_mipi_data_type_t.
6.2.2.21 ADI_DM_RAW6
#define ADI_DM_RAW6 0x28UL
RAW6.
See adi_dm_mipi_data_type_t.
6.2.2.22 ADI_DM_RAW7
#define ADI_DM_RAW7 0x29UL
RAW7.
See adi_dm_mipi_data_type_t.
6.2.2.23 ADI_DM_RAW8
#define ADI_DM_RAW8 0x2AUL
RAW8.
See adi_dm_mipi_data_type_t.
6.2.2.24 ADI_DM_REF_CLK_DIV
#define ADI_DM_REF_CLK_DIV 2U
Set CLKOUT pin to ref_clk.
See also
     adi_dm_clkoutctrl_t.
```

```
6.2.2.25 ADI_DM_REF_CLK_DIV_2
#define ADI_DM_REF_CLK_DIV_2 0U
Set CLKOUT pin to ref_clk / 2.
See also
     adi_dm_clkoutctrl_t.
6.2.2.26 ADI_DM_REF_CLK_DIV_4
#define ADI_DM_REF_CLK_DIV_4 1U
Set CLKOUT pin to ref_clk / 4.
See also
     adi_dm_clkoutctrl_t.
6.2.2.27 ADI_DM_RGB444
#define ADI_DM_RGB444 0x20UL
RGB444.
See adi_dm_mipi_data_type_t.
6.2.2.28 ADI_DM_RGB555
#define ADI_DM_RGB555 0x21UL
RGB555.
See adi_dm_mipi_data_type_t.
6.2.2.29 ADI_DM_RGB565
#define ADI_DM_RGB565 0x22UL
RGB565.
See adi_dm_mipi_data_type_t.
```

```
6.2.2.30 ADI_DM_SYSCAL_RX_SIZE
#define ADI_DM_SYSCAL_RX_SIZE 24
Dimension for BIST15 t0 measurements.
See also
     adi_dm_power_up_t0_data_t
6.2.2.31 ADI_DM_SYSCAL_TX_SIZE
#define ADI_DM_SYSCAL_TX_SIZE 24
Dimension for BIST54 t0 measurements.
See also
     adi_dm_power_up_t0_data_t
6.2.2.32 ADI_DM_TIMING_COMP_DISABLED
#define ADI_DM_TIMING_COMP_DISABLED OU
Disabled.
See also
     adi_dm_timing_comp_setting_t.
6.2.2.33 ADI_DM_TIMING_COMP_GPIO7_GPIO9
#define ADI_DM_TIMING_COMP_GPIO7_GPIO9 1U
GPIO7 and GPIO9 connected.
See also
```

adi\_dm\_timing\_comp\_setting\_t.

```
6.2.2.34 ADI_DM_TIMING_COMP_GPIO7_ONLY
#define ADI_DM_TIMING_COMP_GPIO7_ONLY 2U
Only GPIO7 connected.
See also
     adi_dm_timing_comp_setting_t.
6.2.2.35 ADI_DM_TIMING_COMP_GPIO9_ONLY
#define ADI_DM_TIMING_COMP_GPIO9_ONLY 3U
Only GPIO9 connected.
See also
     adi_dm_timing_comp_setting_t.
6.2.2.36 ADI_DM_YUV422_8B
#define ADI_DM_YUV422_8B 0x1EUL
YUV422_8B.
See adi_dm_mipi_data_type_t.
6.2.3 Typedef Documentation
6.2.3.1 adi_dm_clkoutctrl_t
typedef uint8_t adi_dm_clkoutctrl_t
Effective enumeration for CLKOUTCTRL clock selection.
```

Value must be one of the following.

- ADI\_DM\_REF\_CLK\_DIV\_2
- ADI\_DM\_REF\_CLK\_DIV\_4
- ADI\_DM\_REF\_CLK\_DIV

```
6.2.3.2 adi_dm_lvds_clk_t
```

```
typedef uint8_t adi_dm_lvds_clk_t
```

Effective enumeration for LVDS clock selection.

Value must be one of the following.

- ADI\_DM\_ADCCLK\_DIV\_1\_5
- ADI\_DM\_ADCCLK\_DIV\_2
- ADI\_DM\_ADCCLK\_DIV\_3
- ADI\_DM\_ADCCLK\_DIV\_4
- ADI\_DM\_ADCCLK\_DIV\_6
- ADI\_DM\_ADCCLK\_DIV\_8

```
6.2.3.3 adi_dm_mipi_clk_t
```

```
typedef uint32_t adi_dm_mipi_clk_t
```

Effective enumeration for MIPI clock selection.

Value must be one of the following.

- ADI\_DM\_MIPI\_CLK\_80MHZ
- ADI\_DM\_MIPI\_CLK\_650MHZ
- ADI\_DM\_MIPI\_CLK\_800MHZ
- ADI\_DM\_MIPI\_CLK\_1000MHZ
- ADI\_DM\_MIPI\_CLK\_1200MHZ

```
6.2.3.4 adi_dm_mipi_data_type_t
```

```
typedef uint32_t adi_dm_mipi_data_type_t
```

Effective enumeration for payload MIPI data type.

Value must be one of the following.

- ADI\_DM\_YUV422\_8B
- ADI\_DM\_RGB444
- ADI\_DM\_RGB555
- ADI\_DM\_RGB565
- ADI\_DM\_RAW6
- ADI\_DM\_RAW7
- ADI\_DM\_RAW8
- ADI\_DM\_RAW12
- ADI\_DM\_RAW14

6.2.3.5 adi\_dm\_num\_mipi\_lanes\_t

```
typedef uint32_t adi_dm_num_mipi_lanes_t
```

Effective enumeration for number of MIPI lanes to enable.

Value must be one of the following.

- ADI\_DM\_4\_MIPI\_LANES
- ADI\_DM\_2\_MIPI\_LANES
- ADI\_DM\_1\_MIPI\_LANE

6.2.3.6 adi\_dm\_timing\_comp\_setting\_t

```
typedef uint8_t adi_dm_timing_comp_setting_t
```

Values for ADI\_ADAR690x\_CFG\_TIMING\_COMP\_EN setting for BIST56.

This BIST ensures ramp timings on cascaded devices are consistent. The check compares STAT1 monitor input on GPIO7 has the same timing as local ramp. The input some from STAT0 signal output on GPIO9 of the neighbour device. The recommended board layout connects GPIO9 with GPIO7 in a chain, leaving one device with GPIO7 unconnected and another, at the other end of the chain, with GPIO9 unconnected. These values tell the driver how the GPIO7 and GPIO9 pins of each device are connected.

Value must be one of the following.

- ADI\_DM\_TIMING\_COMP\_DISABLED
- ADI\_DM\_TIMING\_COMP\_GPIO7\_GPIO9
- ADI\_DM\_TIMING\_COMP\_GPIO7\_ONLY
- ADI\_DM\_TIMING\_COMP\_GPIO9\_ONLY

# 6.2.4 Enumeration Type Documentation

6.2.4.1 adi\_dm\_err\_t

enum adi\_dm\_err\_t

Possible error codes.

# **Enumerator**

	ADI_DM_SUCCESS	ok
ADI_DM_FAIL		Generic failure code.
Generated by Doxygen ADI_DM_TIMEDOUT		Operation took too long.
ADI_I	DM_PARAMETER_ERROR	Parameter validation failed.
ADI_DM_FIRMWARE_ERROR		Firmware signalled an error condition.
ADI DM SI	PI SCRATCHPAD ERROR	A test write to SPI failed on power up. Often indicates

# 6.2.4.2 adi\_dm\_num\_t

```
enum adi_dm_num_t
```

### Enumerator

ADI_DM_MASTER	DigiMMIC number for the master DigiMMIC in a cascade.
ADI_DM_SLAVE1	First slave in a cascade.
ADI_DM_SLAVE2	Second slave in a cascade.
ADI_DM_SLAVE3	Third slave in a cascade.
ADI_DM_ALL_DIGIMMICS	Pseudo-DigiMMIC number to address all DigiMMICs, master and slaves, in a
	cascade.

# 6.2.5 Function Documentation

# 6.2.5.1 adi\_dm\_AfeSetup()

```
adi_dm_err_t adi_dm_AfeSetup ( {\tt const \ adi\_dm\_afe\_setup\_t*p})
```

Analog front end (AFE) configuration.

# **Parameters**

i	n	р	parameters. See adi_dm_afe_setup_t.
---	---	---	-------------------------------------

# Returns

ADI\_DM\_SUCCESS for success, an error code for errors

# 6.2.5.2 adi\_dm\_BlockCallFW()

Execute a firmware task.

With arbitrary parameters.

#### **Parameters**

in	dm_num	The DigiMMIC on which to run the task. If dm_num is ADI_DM_ALL_DIGIMMICS, task is executed on all DigiMMICs.
in	SZ	Length of data in bytes.
in	data	The firmware command and parameters. Should be of a length that is written with one SPI
		frame.

### Returns

ADI\_DM\_SUCCESS for success, an error code for errors.

Hardware faults can be ignored by defining adi\_dm\_fault\_status0\_mask, adi\_dm\_fault\_status1\_mask and adi\_

dm\_fault\_status2\_mask in the user application.

# 6.2.5.3 adi\_dm\_BlockRead()

Read a memory region in the DigiMMIC address space, checking for CRC error.

## **Parameters**

in	dm_num	DigiMMIC to read from. dm_num may not be ADI_DM_ALL_DIGIMMICS.
in	addr	Address to read fromin the DigiMMIC address space.
in	SZ	Size of block to read from the DigiMMIC. Must be a multiple of 4 bytes.
in	data	Block of data read from the DigiMMIC.

### Returns

ADI\_DM\_SUCCESS for success, an error code for errors including ADI\_DM\_SPI\_CRC\_ERROR for CRC error.

# 6.2.5.4 adi\_dm\_BlockWrite()

Write a memory region in the DigiMMIC address space, checking for CRC error.

### **Parameters**

in	dm_num	DigiMMIC to write to. If dm_num is ADI_DM_ALL_DIGIMMICS, a write is broadcast to all DigiMMICs.
in	addr	Address to write to in the DigiMMIC address space.
in	SZ	Size of block written the DigiMMICs. Must be a multiple of 4 bytes.
in	data	Block of data written to the DigiMMICs.

### Returns

ADI\_DM\_SUCCESS for success, an error code for errors.

# 6.2.5.5 adi\_dm\_BuiltinMimoSetup()

Register writes for ramp generation using built-in MIMO mode.

See "Built-in MIMO Mode" subsection of [2].

### **Parameters**

in	р	parameters. See adi_dm_builtin_mimo_setup_t.
----	---	--

# Returns

ADI\_DM\_SUCCESS for success, an error code for errors

# 6.2.5.6 adi\_dm\_BurstProfileSetup()

Memory writes for ramp generation using DMA.

See "DMA Interfacing" subsection of [2].

in	р	Burst Profile to be written to memory.
in,out	dma_mem_limit	Pass in 0 for first burst profile. Pass in returned dma_mem_limit for subsequent profiles.
out	bpid	"Burst Profile Identifier" identifies this profile to adi_dm_DmaRampSetup() and
		adi_dm_SelectBurstProfile(). Generated by Doxygen

#### Returns

ADI\_DM\_SUCCESS for success, an error code for errors.

### 6.2.5.7 adi\_dm\_CalcPwrDetCfg()

Calculate power detector configuration for a burst, required by BIST15: Rx chain diagnostic check, BIST18: LO chain output monitor, BIST19: Tx output transmit power check, BIST44: Power detector rationality check, BIST53: Tx isolation monitor check, and BIST54: Tx output load monitor check.

#### **Parameters**

	in	р	burst profile for which the expected count is being calculated.
ſ	out	out	rfpll_period_low_limit, rfpll_period_high_limit set to limits for the expected RFPLL period count.

#### Returns

ADI DM SUCCESS for success, and an error code on failure.

# See also

adi dm PowerDetectorMeasTask

# 6.2.5.8 adi\_dm\_CalcRamp()

Calculate ramp profile from high level parameters.

Although this function is hardware-independent, it is part of the driver library so it can be called by user code. It is also strictly optional as the hardware-level parameters can just be passed from user code to adi\_dm\_Builtin MimoSetup and adi\_dm\_BurstProfileSetup. This is by design.

# Note

Because of hardware limitations, the ramp profile may not *exactly* match what was requested. In particular, the "Ramp Generator - AFE Timing" subsection of [2] states that

"the duration of each ramp must be an integer multiple of the CLK and AFE\_CLK periods."

### **Parameters**

in	in	Required timings and other parameters for the ramp.
out	ramp_profile	Ramp profile shape fields are filled in, other fields are zeroed.
out	ramp_config	Ramp config shape fields are filled in, other fields are zeroed.
out	actual	Actual values for timings etc. corresponding to the generated values.

# Returns

ADI\_DM\_SUCCESS for success, an error code for errors

### See also

```
adi_dm_BuiltinMimoSetup
adi_dm_BurstProfileSetup
```

# 6.2.5.9 adi\_dm\_CalcRfpllPeriod()

Calculate expected RFPLL period count for a burst, required by BIST103c 'RFPLL period check'.

### **Parameters**

in	р	burst profile and frequency for which the expected count is being calculated.
out	out	expected limits of RFPLL period counter for this burst.

### Returns

ADI\_DM\_SUCCESS for success, and an error code on failure.

### See also

adi\_dm\_WriteRfpllPeriod

# 6.2.5.10 adi\_dm\_CallFW()

Execute a firmware task.

No parameters.

#### **Parameters**

in	dm_num	···· - ·g······ - · · · · · · · · · · ·	
		executed on all DigiMMICs.	
in	cmd	The firmware command to execute.	

#### Returns

ADI\_DM\_SUCCESS for success, an error code for errors.

Hardware faults can be ignored by defining adi\_dm\_fault\_status0\_mask, adi\_dm\_fault\_status1\_mask and adi\_ $\leftarrow$  dm\_fault\_status2\_mask in the user application.

# 6.2.5.11 adi\_dm\_CallFW2()

Execute a firmware task.

Two parameters.

# Parameters

in	dm_num	The DigiMMIC on which to run the task. If dm_num is ADI_DM_ALL_DIGIMMICS, task is executed on all DigiMMICs.
in	cmd	The firmware command to execute.

## Returns

ADI\_DM\_SUCCESS for success, an error code for errors.

Hardware faults can be ignored by defining adi\_dm\_fault\_status0\_mask, adi\_dm\_fault\_status1\_mask and adi\_dm\_fault\_status2 mask in the user application.

# 6.2.5.12 adi\_dm\_ClearLvdsTestPattern()

Unset test mode on LVDS devices.

### Returns

ADI\_DM\_SUCCESS for success, and an error code on failure.

## 6.2.5.13 adi\_dm\_Crc32ADI()

Calculate a CRC/checksum.

#### Note

This is not the standard IEEE CRC32 but it does do the same computation as LVDS dataport.

### **Parameters**

in	р	Pointer to start of data.	
in	n	Length of data.	
in	step	Step to next sample in the channel in bytes. For instance 4*2 for a buffer in transmission order.	

### Returns

The CRC/checksum.

# 6.2.5.14 adi\_dm\_DmaRampSetup()

Register writes for ramp generation using DMA.

See "DMA Interfacing" subsection of [2].

# **Parameters**

in	р	parameters. See adi_dm_dma_ramp_setup_t.
ın	р	parameters. See adi_dm_dma_ramp_setup_t.

### Returns

ADI\_DM\_SUCCESS for success, an error code for errors.

# 6.2.5.15 adi\_dm\_LockConfig()

Setup for checks that configuration does not change by accident.

Must be called if checks are to be run by adi\_dm\_PeriodicCalibration(). i.e. if run\_checks member of adi\_dm\_periodic\_calibration\_t is set true. Must only be called after all setup is complete.

Returns

ADI\_DM\_SUCCESS for success, an error code for errors

See also

```
adi_dm_UnlockConfig
```

### 6.2.5.16 adi\_dm\_LvdsSetup()

Dataport configuration for LVDS parts.

### **Parameters**

```
in p parameters. See adi_dm_lvds_setup_t
```

#### Returns

ADI\_DM\_SUCCESS for success, an error code for errors

# 6.2.5.17 adi\_dm\_ManualSleep()

Enter low power state suitable for sleep between bursts.

Returns

ADI\_DM\_SUCCESS for success, and an error code on failure.

## 6.2.5.18 adi\_dm\_ManualWake()

Exit the low power state suitable for sleep between bursts.

Returns

ADI\_DM\_SUCCESS for success, and an error code on failure.

# 6.2.5.19 adi\_dm\_MaskFaults()

Ignore faults triggered by hardware or software errors.

Faults that are not ignored may cause any driver function to return early with ADI\_DM\_FIRMWARE\_ERROR.

### **Parameters**

in	р	Input parameters.

# Returns

ADI\_DM\_SUCCESS for success, and an error code on failure.

# 6.2.5.20 adi\_dm\_MipiSetup()

```
\label{local_dm_mipi} \mbox{adi\_dm\_mipi\_setup\_t * $p$ )} \mbox{ adi\_dm\_mipi\_setup\_t * $p$ )}
```

Dataport configuration for MIPI parts.

# Parameters

in	p	parameters. See adi_dm_mipi_setup_t

# Returns

ADI\_DM\_SUCCESS for success, an error code for errors

# 6.2.5.21 adi\_dm\_PeriodicCalibration()

```
adi_dm_err_t adi_dm_PeriodicCalibration ( {\tt const~adi\_dm\_periodic\_calibration\_t~*~p~)}
```

Perform periodic firmware (re-)calibration as recommended by [1].

	in	р	parameters. See adi_dm_periodic_calibration_t.
۱	T11	Ρ	parameters. See adi_dini_periodic_calibration

#### Returns

ADI\_DM\_SUCCESS for success, an ADI\_DM\_PARAMETER\_ERROR if insufficient memory

# 6.2.5.22 adi\_dm\_PinMux()

Control function of an IO pad.

Selects the function of the named pad as described in "Input/Output Pad Control and General-Purpose Input/Output" [2]

#### **Parameters**

in	dm_num	The DigiMMIC to which the IO pad belongs. If dm_num is ADI_DM_ALL_DIGIMMICS, task is executed in parallel on all DigiMMICs.
in	pin	Ihe IO pad to change function.
in	fer	FER value from Table 52 in [2].
in	mux	MUX value from Table 52 in [2].

### Returns

ADI\_DM\_SUCCESS for success, an error code for errors

# 6.2.5.23 adi\_dm\_PowerDetectorMeasTask()

Configures Power Detector Measurement tasks and sets measurement for next burst.

Must be called before trigger if power checks are to be run by adi\_dm\_PeriodicCalibration(). i.e. if run\_power checks member of adi\_dm\_periodic\_calibration\_t is set true. Cannot be used with adi\_dm\_BuiltinMimoSetup()

# **Parameters**

iı	l	р	containing Power detector measurement configuration.
----	---	---	--

#### Returns

ADI\_DM\_SUCCESS for success, and an error code on failure.

See also

```
adi_dm_CalcPwrDetCfg
```

```
6.2.5.24 adi_dm_PowerDown()
```

Power down device.

Returns

ADI\_DM\_SUCCESS for success, an error code for errors

# 6.2.5.25 adi\_dm\_PowerUp()

Power up device.

### **Parameters**

in	p	parameters see adi_dm_power_up_t.
----	---	-----------------------------------

Returns

ADI\_DM\_SUCCESS on success, an error code on failure,

# 6.2.5.26 adi\_dm\_PwndnInterrupt()

Send PWDNb interrupt.

Abort either ramp or tasklist, returning as-soon-as-possible to a known state.

Returns

ADI\_DM\_SUCCESS for success, and an error code on failure.

## 6.2.5.27 adi\_dm\_Read()

Read a word from the DigiMMIC address space, checking for CRC error.

Access to SPI registers is supported by special rules for addresses in the range 0 to 255. If the address is in the range 0 to 255 a byte is read from the address over SPI and zero extended before assigning to value. Otherwise the address must be modulo 4, 4-bytes are read over SPI and assigned to value.

#### **Parameters**

in	dm_num	DigiMMIC to read from. dm_num may not be ADI_DM_ALL_DIGIMMICS.
in	addr	Address to read from in the DigiMMIC address space.
out	value	The 32-bit value read.

#### Returns

ADI\_DM\_SUCCESS for success, an error code for errors including ADI\_DM\_SPI\_CRC\_ERROR for CRC error.

# 6.2.5.28 adi\_dm\_ReadF32()

Read float from the DigiMMIC address space, checking for CRC errors.

# Parameters

in	dm_num	DigiMMIC to read from. dm_num may not be ADI_DM_ALL_DIGIMMICS.
in	addr	Address to read from in the DigiMMIC address space.
out	value	The 32-bit floating-point value read.

### Returns

ADI\_DM\_SUCCESS for success, an error code for errors including ADI\_DM\_SPI\_CRC\_ERROR for CRC error.

## 6.2.5.29 adi\_dm\_ReadF64()

Read double from the DigiMMIC address space, checking for CRC errors.

#### **Parameters**

in	dm_num	DigiMMIC to read from. dm_num may not be ADI_DM_ALL_DIGIMMICS.
in	addr	Address to read from in the DigiMMIC address space.
out	value	The 64-bit floating-point value read.

### Returns

ADI\_DM\_SUCCESS for success, an error code for errors including ADI\_DM\_SPI\_CRC\_ERROR for CRC error.

# 6.2.5.30 adi\_dm\_ReadSysCalRx()

Read RX System Calibration values.

Used to read system calibration values obtained during system calibration. Refer to system calibration example on how to use this function.

# **Parameters**

out	out	Output system calibration values

### Returns

ADI\_DM\_SUCCESS for success, an error code for errors

## 6.2.5.31 adi\_dm\_ReadSysCalTx()

Read TX System Calibration values.

Used to read system calibration values obtained during system calibration. Refer to system calibration example on how to use this function.

### **Parameters**

out	out	Output system calibration values	1
-----	-----	----------------------------------	---

# Returns

ADI\_DM\_SUCCESS for success, an error code for errors

### 6.2.5.32 adi\_dm\_ReadU64()

Read uint64\_t value from the DigiMMIC address space, checking for CRC errors.

### **Parameters**

	in	dm_num	DigiMMIC to read from. dm_num may not be ADI_DM_ALL_DIGIMMICS.
	in	addr	Address to read from in the DigiMMIC address space.
ſ	out	value	The 64-bit unsigned integer value read.

## Returns

ADI\_DM\_SUCCESS for success, an error code for errors including ADI\_DM\_SPI\_CRC\_ERROR for CRC error.

# 6.2.5.33 adi\_dm\_RfpllLock()

Set the RFPLL lock frequency.

Sets the ramp start frequency and calls the firmware command to set the RFPLL's frequency accordingly.

## **Parameters**

# Returns

ADI\_DM\_SUCCESS for success, an error code for errors

# 6.2.5.34 adi\_dm\_RfpllReconfig()

```
\begin{tabular}{ll} adi\_dm\_err\_t & adi\_dm\_RfpllReconfig ( & const & adi\_dm\_rfpll\_reconfig\_t * p \end{tabular} \label{table}
```

# Reconfigure RFPLL.

Calls the firmware calibrations recommended by [1] when one of the ramp start frequency or ramp bandwidth is changed.

# **Parameters**

i	.n	р	parameters, See adi_dm_rfpll_reconfig_t.
---	----	---	--

### Returns

ADI\_DM\_SUCCESS for success, an error code for errors

# 6.2.5.35 adi\_dm\_RMW()

Read, modify, write a word in the DigiMMIC address space, checking for CRC error.

The effect is similar to the following (on the DigiMMIC):

```
uint32_t reg = *addr;
reg &= mask;
reg |= bits;
*addr = reg;
```

in	dm_num	DigiMMIC to read from and write to. If dm_num is ADI_DM_ALL_DIGIMMICS, the	
		read-modify-wite is performed on all DigiMMICs.	
in	addr	Address in the DigiMMIC address space.	
in	mask	Bitmask and-ed with value read from DigiMMIC address space.	
in	bits	Bits or-ed with masked value prior to writing back to the DigiMMIC address space.	

#### Returns

ADI\_DM\_SUCCESS for success, an error code for errors including ADI\_DM\_SPI\_CRC\_ERROR for CRC error.

### 6.2.5.36 adi\_dm\_SelectBurstProfile()

Select the burst profile to use for subsequent bursts.

Requires adi\_dm\_DmaRampSetup() to have been called. Used to select a profile to replace the one passed to adi\_dm\_DmaRampSetup(). Only needs to be called if the current burst profile changes.

### **Parameters**

in	bpid	"Burst Profile Identifier" identifies selected profile, from adi_dm_BurstProfileSetup().	
----	------	--	--

#### Returns

ADI\_DM\_SUCCESS for success, an ADI\_DM\_PARAMETER\_ERROR if insufficient memory

## 6.2.5.37 adi\_dm\_SetLvdsTestPattern()

Set test mode on LVDS devices.

In this mode all data transmitted over the dataport is replaced by a known test pattern. The rest of the part should be programmed as normal and ramps triggered by calling adi\_dm\_Trigger() but all data transmitted will be replaced by the test pattern.

### **Parameters**

in	pat	The test pattern to be used. A separate 16-bit value for each channel of each device.
----	-----	---

### Returns

ADI\_DM\_SUCCESS for success, and an error code on failure.

## 6.2.5.38 adi\_dm\_SetSysCal()

Set system calibration mode.

Used to enable or disable system calibration mode. This function should be called after adi dm PowerUp.

#### **Parameters**

in	enable_sys_cal	Boolean to enable system calibration	1
----	----------------	--------------------------------------	---

### Returns

ADI\_DM\_SUCCESS for success, an error code for errors

# 6.2.5.39 adi\_dm\_Tasklist()

Execute a tasklist.

Execute a list of firmware tasks with a single SPI command and wait until execution completes. The list must be in the have been added by adi\_dm\_TasklistPoolSetup()

# **Parameters**

in	dm_num	Device on to run the tasklist. If ADI_DM_ALL_DIGIMMICS run on all active devi	
in	listno	Index of list in in tasklist pool.	

# Returns

ADI\_DM\_SUCCESS for success, and an error code on failure.

### See also

```
adi_dm_TasklistPoolSetup, adi_dm_TasklistNoBlock
```

# 6.2.5.40 adi\_dm\_TasklistNoBlock()

Execute a tasklist without blocking.

Initiates execution a list of firmware tasks with a single SPI command without waiting until execution completes. The list must be in the have been added by adi\_dm\_TasklistPoolSetup()

## **Parameters**

in	dm_num	Device on to run the tasklist. If ADI_DM_ALL_DIGIMMICS run on all active devices	
in	listno	Index of list in in tasklist pool.	

### Returns

ADI\_DM\_SUCCESS for success, and an error code on failure.

#### See also

```
adi_dm_TasklistPoolSetup, adi_dm_Tasklist
```

# 6.2.5.41 adi\_dm\_TasklistPoolSetup()

Create a tasklist pool.

Copies all tasklists down to device. Must be called after all calls to adi\_dm\_BurstProfileSetup().

### **Parameters**

in	р	Tasklists to be written to memory.
in,out	dma_mem_limit	The same conventions as adi_dm_BurstProfileSetup().

#### Returns

ADI\_DM\_SUCCESS for success, an error code for errors.

# 6.2.5.42 adi\_dm\_TemperatureGet()

Get temperature of parts.

### **Parameters**

out out Temperatures read from pa	ırts.
-----------------------------------	-------

# Returns

ADI\_DM\_SUCCESS for success, and an error code on failure.

### 6.2.5.43 adi\_dm\_Trigger()

Issue software trigger for a single burst.

Return immediately.

# Returns

ADI\_DM\_SUCCESS for success, an error code for errors

# 6.2.5.44 adi\_dm\_TxSetup()

```
\label{local_dm_dm_tx_setup} \mbox{adi\_dm\_err\_t adi\_dm\_tx\_setup\_t * $p$ )}
```

Transmitter path (Tx) configuration.

## **Parameters**

in	р	parameters. See adi_dm_tx_setup_t.	parameters.
----	---	------------------------------------	-------------

### Returns

ADI\_DM\_SUCCESS for success, an error code for errors

# 6.2.5.45 adi\_dm\_UnlockConfig()

Tear down for checks that configuration does not change by accident.

Must be called after adi\_dm\_LockConfig() before changing configuration. Note adi\_dm\_PeriodicCalibration() must not be called with run\_checks member of adi\_dm\_periodic\_calibration\_t is set true when configuration is 'unlocked'.

#### Returns

ADI\_DM\_SUCCESS for success, an error code for errors

#### See also

```
adi_dm_UnlockConfig
```

### 6.2.5.46 adi\_dm\_Write()

Write a word to the DigiMMIC address space, checking for CRC error.

Access to SPI registers is supported by special rules for addresses in the range 0 to 255. If the address is in the range 0 to 255 the low 8-bits of value are written to the address using a byte SPI write. Otherwise the address must be modulo 4 and all 32-bits of value are written using a 4-byte SPI write.

#### **Parameters**

in	dm_num	DigiMMIC to write to. If dm_num is ADI_DM_ALL_DIGIMMICS, a write is broadcast to all DigiMMICs.	
		Digitalivities.	
in	Address to write to in the DigiMMIC address space.		
in value 32-bit value to write.			

# Returns

ADI\_DM\_SUCCESS for success, an error code for errors.

# 6.2.5.47 adi\_dm\_WriteF32()

Write float to the DigiMMIC address space, checking for CRC errors.

in	dm_num	DigiMMIC to write to. If dm_num is ADI_DM_ALL_DIGIMMICS, a write is broadcast to all DigiMMICs.	
in	addr	Address to write to in the DigiMMIC address space.	
in	value	The 32-bit floating-point value to write.	

#### Returns

ADI\_DM\_SUCCESS for success, an error code for errors

# 6.2.5.48 adi\_dm\_WriteF64()

Write double to the DigiMMIC address space, checking for CRC errors.

#### **Parameters**

in	dm_num	DigiMMIC to write to. If dm_num is ADI_DM_ALL_DIGIMMICS, a write is broadcast to all DigiMMICs.	
in	addr	Address to write to in the DigiMMIC address space.	
in	value	The 64-bit floating-point value to write.	

#### Returns

ADI\_DM\_SUCCESS for success, an error code for errors

## 6.2.5.49 adi\_dm\_WriteRfpllPeriod()

Calculate expected RFPLL period count for a burst, required by BIST103c 'RFPLL period check'.

It is assumed this has been called if  $adi\_dm\_PeriodicCalibration()$  is called with  $run\_rfpll\_period\_chk$  member of  $adi\_dm\_periodic\_calibration\_t$  set true.

# **Parameters**

in	р	estimated RFPLL period limits based upon current burst.
----	---	---

## Returns

ADI\_DM\_SUCCESS for success, and an error code on failure.

#### See also

adi\_dm\_CalcRfpllPeriod

## 6.2.5.50 adi\_dm\_WriteSysCalRx()

Write RX System Calibration values.

Used to write system calibration values which were obtained during system calibration. This function should be called after adi\_dm\_PowerUp.

#### **Parameters**

i	n	in	Input system calibration values
---	---	----	---------------------------------

#### Returns

ADI\_DM\_SUCCESS for success, an error code for errors

# 6.2.5.51 adi\_dm\_WriteSysCalTx()

Write TX System Calibration values.

Used to write system calibration values which were obtained during system calibration. This function should be called after adi\_dm\_PowerUp.

## **Parameters**

in	in	Input system calibration values
----	----	---------------------------------

#### Returns

ADI\_DM\_SUCCESS for success, an error code for errors

### 6.2.5.52 adi\_dm\_WriteU64()

Write uint64\_t to the DigiMMIC address space, checking for CRC errors.

#### **Parameters**

in	dm_num	DigiMMIC to write to. If dm_num is ADI_DM_ALL_DIGIMMICS, a write is broadcast to all DigiMMICs.	
in	addr	Address to write to in the DigiMMIC address space.	
in	value 64-bit unsigned integer value to write.		

#### Returns

ADI\_DM\_SUCCESS for success, an error code for errors

#### 6.2.6 Variable Documentation

6.2.6.1 adi\_dm\_active\_digimmics

adi\_dm\_num\_t adi\_dm\_active\_digimmics

Number of devices actively controlled by the driver.

Must be a number between 1 and ADI\_DM\_NUM\_DIGIMMIC inclusive. Must be set before calling adi\_dm\_InitDriver.

# 6.3 adi\_dmhal.h File Reference

Public C hardware abstraction layer.

### Macros

• #define ADI\_DM\_SPI\_IS\_LSBFIRST 0

Set this define to 1 if the low order bit of each byte will be transmitted first by your implementation of adi\_dm\_SPI.

• #define ADI\_DM\_NUM\_DIGIMMIC 1

Set this define to the number of DigiMMICs to be controlled by the driver.

#define ADI DM NUM SPI SLAVES (ADI DM NUM DIGIMMIC + 1)

Set this define to the number of SPI slaves to be controlled by the driver.

#define ADI\_DM\_DIGIMMIC\_MASTER\_SPI\_ADDR 0

The slave parameter the driver should pass to adi\_dm\_SPI to access the 1st DigiMMIC under its control.

• #define ADI\_DM\_DIGIMMIC\_SPI\_SLAVE1 1

The slave parameter the driver should pass to adi\_dm\_SPI to access the 2nd DigiMMIC under its control.

#define ADI\_DM\_DIGIMMIC\_SPI\_SLAVE2 2

The slave parameter the driver should pass to adi\_dm\_SPI to access the 3rd DigiMMIC under its control.

• #define ADI\_DM\_DIGIMMIC\_SPI\_SLAVE3 3

The slave parameter the driver should pass to adi\_dm\_SPI to access the 4th DigiMMIC under its control.

#define ADI\_DM\_FIRST\_PMIC\_SPI\_SLAVE ADI\_DM\_NUM\_DIGIMMIC

The slave parameter the driver should pass to adi dm SPI to access the 1st PMIC under its control.

• #define ADI\_DM\_MAX\_DATA\_BYTES\_PER\_SPI\_COMMAND 64

The DigiMMIC SPI peripheral accepts commands with 1, 4, 16 and 64 data bytes.

#### **Functions**

### **Hardware Abstraction Layer**

adi\_dm\_err\_t adi\_dm\_WaitGPIO (uint8\_t dm\_num, adi\_dm\_gpio\_t hPin, bool bValue, uint32\_t nTimeout
NS)

Wait for a GPIO to assume a particular value, with timeout.

void adi\_dm\_WriteGPIO (uint8\_t dm\_num, adi\_dm\_gpio\_t hPin, bool bValue)

Set a GPIO to a particular value.

void adi\_dm\_ReleaseGPIO (uint8\_t dm\_num, adi\_dm\_gpio\_t hPin)

Tri-state a GPIO.

void adi\_dm\_DelayNS (uint32\_t nTimeNS)

Delay for nanoseconds.

void adi\_dm\_SPI (uint8\_t slave, uint8\_t mosi[], uint8\_t miso[], uint32\_t count)

Execute a SPI transfer.

void adi\_dm\_Log (const char \*msg,...)

Write some tracing.

• adi\_dm\_err\_t adi\_dm\_PowerUpSupplies (uint8\_t dm\_idx)

Power up the supplies.

adi\_dm\_err\_t adi\_dm\_PowerDownSupplies (uint8\_t dm\_idx)

Power down the supplies.

## High level SPI driver

These functions issue SPI commands suitable for communicating with a remote DigiMMIC style SPI peripheral, as found in both the DigiMMIC and PMIC.

The code supplied with the DigiMMIC driver calls adi\_dm\_SPI to pass the formmated command to a local SPI device. The user may opt to provide an implementation for adi\_dm\_SPI or for this interface.

Note the interface currently assumes communication with only one peripheral at a time.

- void adi\_dm\_WriteSPI (uint8\_t spi\_slave, uint32\_t addr, int\_fast16\_t bytes, const uint32\_t \*data)
   Write to a remote SPI device with ADI SPI slave IP.
- adi\_dm\_err\_t adi\_dm\_ReadSPI (uint8\_t spi\_slave, uint32\_t addr, int\_fast16\_t bytes, uint32\_t \*data)
   Read from a remote SPI device with ADI SPI slave IP.
- · void adi dm ResetSPIConnection (uint8 t spi slave)

Set local model of remote ADI SPI slave IP to power on state.

void adi\_dm\_InitSPIConnection (uint8\_t spi\_slave, bool disable\_crc)

Initialize the connection to remote ADI SPI slave IP.

### 6.3.1 Detailed Description

Public C hardware abstraction layer.

These functions are to be implemented by the user for their chosen platform.

### 6.3.2 Macro Definition Documentation

### 6.3.2.1 ADI\_DM\_DIGIMMIC\_MASTER\_SPI\_ADDR

```
#define ADI_DM_DIGIMMIC_MASTER_SPI_ADDR 0
```

The slave parameter the driver should pass to adi\_dm\_SPI to access the 1st DigiMMIC under its control.

This must always be the (DigiMMIC) master in a cascaded system.

## 6.3.2.2 ADI\_DM\_MAX\_DATA\_BYTES\_PER\_SPI\_COMMAND

```
#define ADI_DM_MAX_DATA_BYTES_PER_SPI_COMMAND 64
```

The DigiMMIC SPI peripheral accepts commands with 1, 4, 16 and 64 data bytes.

Change this define if the host SPI peripheral is restricted in number of data bytes supported. The value must be at least 4.

### 6.3.2.3 ADI\_DM\_NUM\_DIGIMMIC

```
#define ADI_DM_NUM_DIGIMMIC 1
```

Set this define to the number of DigiMMICs to be controlled by the driver.

This count includes both the master and slaves.

# 6.3.2.4 ADI\_DM\_NUM\_SPI\_SLAVES

```
#define ADI_DM_NUM_SPI_SLAVES (ADI_DM_NUM_DIGIMMIC + 1)
```

Set this define to the number of SPI slaves to be controlled by the driver.

These slaves must support the ADI SPI protocol and may be accessed with adi\_dm\_WriteSPI and adi\_dm\_ReadSPI. Must be at least 1. The default value of 2 is intended to support a DigiMMIC and PMIC.

### 6.3.3 Function Documentation

# 6.3.3.1 adi\_dm\_DelayNS()

Delay for nanoseconds.

### **Parameters**

in <i>nTimeNS</i>	time to delay for
-------------------	-------------------

# 6.3.3.2 adi\_dm\_InitSPIConnection()

Initialize the connection to remote ADI SPI slave IP.

#### **Parameters**

in <i>spi_slave</i>		The slave number of the connection to be reset.		
in	disable_crc	If true disable the CRC checks on the connection.		

### 6.3.3.3 adi\_dm\_Log()

Write some tracing.

For example, this function could output the message to UART. Note though that this function is a debugging tool for the user, there is no *requirement* for it to do anything. It could just return instantly although that would probably make development slower.

#### **Parameters**

in	msg	message to write
----	-----	------------------

### 6.3.3.4 adi\_dm\_PowerDownSupplies()

Power down the supplies.

This is the bottom half of Figures 12 an 13 in [2] .

## **Parameters**

```
in dm_idx DigMMIC device index
```

## Returns

ADI\_DM\_SUCCESS for success, error code for errors

# 6.3.3.5 adi\_dm\_PowerUpSupplies()

Power up the supplies.

This is the bottom half of Figures 10 and 11 in [2] .

On boards with PMICs it may just be a matter of calling adi\_pmic\_PowerADAR690x().

# **Parameters**

in	dm_idx	DigMMIC device index
----	--------	----------------------

#### Returns

ADI\_DM\_SUCCESS for success, error code for errors

# 6.3.3.6 adi\_dm\_ReadSPI()

Read from a remote SPI device with ADI SPI slave IP.

### **Parameters**

in	spi_slave	The SPI Slave for the remote device. A number between 0 and ADI_DM_NUM_SPI_SLAVES-1.
in	addr	32-bit address on remote device to be read from.
in	bytes	Number of data bytes to be received. Must be a number supported by remote device.
in	data	Array of data to be received.

# Returns

ADI\_DM\_SUCCESS on success or

# 6.3.3.7 adi\_dm\_ReleaseGPIO()

# Tri-state a GPIO.

i	n	dm_num	device index
i	n	hPin	pin that we want to tri-state

## 6.3.3.8 adi\_dm\_ResetSPIConnection()

Set local model of remote ADI SPI slave IP to power on state.

### **Parameters**

in	spi_slave	The slave number of the connection to be reset.
----	-----------	---

# 6.3.3.9 adi\_dm\_SPI()

Execute a SPI transfer.

The same number of bytes are written and read. Called by HLSPIDriver. The user may opt to provide an implementation for this or for HLSPIDriver.

### **Parameters**

in	slave	index of the slave to be accessed
in	mosi	buffer containing bytes to transmit
out	miso	buffer to hold recieved bytes
in	count	the number of bytes to transfer

# 6.3.3.10 adi\_dm\_WaitGPIO()

Wait for a GPIO to assume a particular value, with timeout.

in <b>dm_num</b>	device index
------------------	--------------

# **Parameters**

in	hPin	pin to test
in	bValue	value to wait for
in	nTimeoutNS	how long to wait

# Returns

ADI\_DM\_SUCCESS for success, ADI\_DM\_TIMEOUT for timeout, error codes for other errors

# 6.3.3.11 adi\_dm\_WriteGPIO()

Set a GPIO to a particular value.

#### **Parameters**

in	dm_num	device index
in	hPin	pin to write
in	bValue	new state of pin

# 6.3.3.12 adi\_dm\_WriteSPI()

Write to a remote SPI device with ADI SPI slave IP.

in	spi_slave	The SPI Slave for the remote device. A number between 0 and ADI_DM_NUM_SPI_SLAVES-1.
in	addr	32-bit address on remote device to be written to.
in	bytes	Number of data bytes to be sent. Must be a number supported by remote device.
in	data	Array of data to be sent.

# 6.4 adi\_pmic\_driver.h File Reference

Public C interface to the pmic driver.

```
#include "adi_dmdriver.h"
```

#### **Data Structures**

• struct adi\_pmic\_qa\_status\_t

QA Watchdog timer status register.

struct adi\_pmic\_qa\_ctrl\_t

QA Watchdog timer control register.

· struct adi pmic freq config t

Freq Spread Spectrum config register.

struct adi\_pmic\_warn\_fault\_settings\_t

Warn/Fault Window setup.

#### **Macros**

- #define ADI\_PMIC\_UNLOCK\_KEY 0x5F6A8C3DUL
- #define ADI PMIC UNLOCK ADDRESS 0x001CUL
- #define ADI PMIC FREQ CONFIG 0x8008UL
- #define ADI\_PMIC\_BUCK\_ONE\_VOUT\_SETTING\_ADDRESS 0x800CUL
- #define ADI PMIC BUCK ONE VOUT ADDRESS 0x8010UL
- #define ADI\_PMIC\_BUCK\_FOUR\_ADDRESS 0x8014UL
- #define ADI PMIC BUCK DVS ADDRESS 0x8018UL
- #define ADI PMIC LDO ONE ADDRESS 0x801CUL
- #define ADI PMIC LDO TWO ADDRESS 0x8020UL
- #define ADI PMIC LDO THREE ADDRESS 0x8024UL
- #define ADI\_PMIC\_LDO\_FOUR\_ADDRESS 0x8028UL
- #define ADI\_PMIC\_LDO\_FIVE\_ADDRESS 0x802CUL
- #define ADI PMIC LDO SIX ADDRESS 0x8030UL
- #define ADI PMIC LDO SEVEN ADDRESS 0x8034UL
- #define ADI PMIC WARN WINDOW ADDRESS 0x8038UL
- #define ADI\_PMIC\_FAULT\_WINDOW\_ADDRESS 0x803CUL
- #define ADI\_PMIC\_VOLTAGE\_BLANK\_TIME0\_ADDRESS 0x80B8UL
- #define ADI\_PMIC\_VOLTAGE\_BLANK\_TIME1\_ADDRESS 0x80BCUL
- #define ADI PMIC LDO ONE 1UL /\*\* < Select LDO 1 \*/</li>

List of LDO's that the user can change.

- #define ADI PMIC LDO TWO 2UL /\*\* < Select LDO 2 \*/</li>
- #define ADI PMIC LDO THREE 3UL /\*\* < Select LDO 3 \*/
- #define ADI PMIC LDO FOUR 4UL /\*\* < Select LDO 4 \*/</li>
- #define ADI\_PMIC\_LDO\_FIVE 5UL /\*\* < Select LDO 5 \*/</li>
- #define ADI\_PMIC\_LDO\_SIX 6UL /\*\* < Select LDO 6 \*/</li>
- #define ADI PMIC LDO SEVEN 7UL /\*\* < Select LDO 7 \*/</li>
- #define ADI\_PMIC\_1P76\_V 0UL /\*\* < Set the LDO1 Land LDO2 voltage to 1.76V \*/</li>

Possible voltage settings for LDO1 and LDO2.

- #define ADI\_PMIC\_1P80\_V 1UL /\*\* < Set the LDO1 Land LDO2 voltage to 1.80V \*/</li>
- #define ADI\_PMIC\_1P85\_V 2UL /\*\* < Set the LDO1 Land LDO2 voltage to 1.85V \*/
- #define ADI\_PMIC\_1P89\_V 3UL /\*\* < Set the LDO1 Land LDO2 voltage to 1.89V \*/</li>

```
    #define ADI PMIC 1P94 V 4UL /** < Set the LDO1 Land LDO2 voltage to 1.94V */</li>
```

- #define ADI\_PMIC\_1P98\_V 5UL /\*\* < Set the LDO1 Land LDO2 voltage to 1.98V \*/</li>
- #define ADI\_PMIC\_2P03\_V 6UL /\*\* < Set the LDO1 Land LDO2 voltage to 2.03V \*/</li>
- #define ADI\_PMIC\_2P07\_V 7UL /\*\* < Set the LDO1 Land LDO2 voltage to 2.07V \*/</li>
- #define ADI\_PMIC\_LDO\_1\_2\_INVALID 8UL /\*\* < Maximum value that the user can enter for LDO1 and LDO2 \*/</li>
- #define ADI\_PMIC\_0P86\_V 0UL /\*\* < Set the LDO3, LDO4 and LDO5 voltage to 0.86V \*/

Possible voltage settings for LDO3, LDO4 and LDO5.

- #define ADI PMIC 0P90 V 1UL /\*\* < Set the LDO3, LDO4 and LDO5 voltage to 0.90V \*/</li>
- #define ADI PMIC 0P94 V 2UL /\*\* < Set the LDO3, LDO4 and LDO5 voltage to 0.94V \*/</li>
- #define ADI PMIC\_0P97\_V 3UL /\*\* < Set the LDO3, LDO4 and LDO5 voltage to 0.97V \*/</li>
- #define ADI\_PMIC\_1P01\_V 4UL /\*\* < Set the LDO3, LDO4 and LDO5 voltage to 1.01V \*/</li>
- #define ADI PMIC 1P04 V 5UL /\*\* < Set the LDO3, LDO4 and LDO5 voltage to 1.04V \*/</li>
- #define ADI PMIC 1P08 V 6UL /\*\* < Set the LDO3, LDO4 and LDO5 voltage to 1.08V \*/</li>
- #define ADI\_PMIC\_1P12\_V 7UL /\*\* < Set the LDO3, LDO4 and LDO5 voltage to 1.12V \*/</li>
- #define ADI\_PMIC\_LDO\_3\_4\_5\_INVALID 8UL /\*\* < Maximum value that the user can enter for LDO3, LDO4 and LDO5 \*/
- #define ADI\_PMIC\_3P20\_V 0UL /\*\* < Set the LDO6 Land LDO7 voltage to 3.20V \*/</li>

Possible voltage settings for LDO6 and LDO7.

- #define ADI PMIC 3P30 V 1UL /\*\* < Set the LDO6 Land LDO7 voltage to 3.30V \*/</li>
- #define ADI\_PMIC\_3P35\_V 2UL /\*\* < Set the LDO6 Land LDO7 voltage to 3.35V \*/</li>
- #define ADI\_PMIC\_3P40\_V 3UL /\*\* < Set the LDO6 Land LDO7 voltage to 3.40V \*/</li>
- #define ADI\_PMIC\_LDO\_6\_7\_INVALID 4UL /\*\* < Maximum value that the user can enter for LDO61 and LDO7 \*/
- #define ADI\_PMIC\_OP55\_V 0UL /\*\* < Set the Buck4 voltage to 0.55V \*/

Possible voltage settings for Buck4.

- #define ADI\_PMIC\_OP60\_V 1UL /\*\* < Set the Buck4 voltage to 0.60V \*/</li>
- #define ADI\_PMIC\_OP65\_V 2UL /\*\* < Set the Buck4 voltage to 0.65V \*/</li>
- #define ADI\_PMIC\_OP70\_V 3UL /\*\* < Set the Buck4 voltage to 0.70V \*/</li>
- #define ADI\_PMIC\_OP75\_V 4UL /\*\* < Set the Buck4 voltage to 0.75V \*/</li>
- #define ADI\_PMIC\_OP80\_V 5UL /\*\* < Set the Buck4 voltage to 0.80V \*/</li>
- #define ADI\_PMIC\_OP85\_V 6UL /\*\* < Set the Buck4 voltage to 0.85V \*/
- #define ADI\_PMIC\_OP90\_V 7UL /\*\* < Set the Buck4 voltage to 0.90V \*/</li>
- #define ADI\_PMIC\_OP95\_V 8UL /\*\* < Set the Buck4 voltage to 0.95V \*/</li>
- #define ADI\_PMIC\_1P00\_V 9UL /\*\* < Set the Buck4 voltage to 1.00V \*/</li>
- #define ADI\_PMIC\_1P05\_V 10UL /\*\* < Set the Buck4 voltage to 1.05V \*/
- #define ADI\_PMIC\_1P10\_V 11UL /\*\* < Set the Buck4 voltage to 1.10V \*/
- #define ADI PMIC 1P15 V 12UL /\*\* < Set the Buck4 voltage to 1.15V \*/
- #define ADI\_PMIC\_1P20\_V 13UL /\*\* < Set the Buck4 voltage to 1.20V \*/</li>
- #define ADI\_PMIC\_BUCK\_4\_INVALID 14UL /\*\* < Maximum value that the user can enter for voltages for PMIC \*/
- #define ADI\_PMIC\_FB1\_WARN\_WINDOW\_OFFSET 0UL /\*\* < Offset into register for PMIC to set the FB1 warn/fault threshold \*/</li>

Warn/Fault Window Offset bits.

- #define ADI\_PMIC\_FB2\_WARN\_WINDOW\_OFFSET 2UL /\*\* < Offset into register for PMIC to set the FB2 warn/fault threshold \*/
- #define ADI\_PMIC\_FB3\_WARN\_WINDOW\_OFFSET 4UL /\*\* < Offset into register for PMIC to set the FB3 warn/fault threshold \*/</li>
- #define ADI\_PMIC\_FB4\_WARN\_WINDOW\_OFFSET 6UL /\*\* < Offset into register for PMIC to set the FB4 warn/fault threshold \*/</li>
- #define ADI\_PMIC\_FB5\_WARN\_WINDOW\_OFFSET 8UL /\*\* < Offset into register for PMIC to set the FB5 warn/fault threshold \*/</li>
- #define ADI\_PMIC\_FB6\_WARN\_WINDOW\_OFFSET 10UL/\*\* < Offset into register for PMIC to set the FB6 warn/fault threshold \*/

- #define ADI\_PMIC\_FB7\_WARN\_WINDOW\_OFFSET 12UL/\*\* < Offset into register for PMIC to set the FB7 warn/fault threshold \*/
- #define ADI\_PMIC\_FB8\_WARN\_WINDOW\_OFFSET 14UL/\*\* < Offset into register for PMIC to set the FB8 warn/fault threshold \*/
- #define ADI\_PMIC\_FB9\_WARN\_WINDOW\_OFFSET 16UL/\*\* < Offset into register for PMIC to set the FB9 warn/fault threshold \*/
- #define ADI\_PMIC\_FB10\_WARN\_WINDOW\_OFFSET 18UL/\*\* < Offset into register for PMIC to set the FB10 warn/fault threshold \*/
- #define ADI\_PMIC\_FB11\_WARN\_WINDOW\_OFFSET 20UL/\*\* < Offset into register for PMIC to set the FB11 warn/fault threshold \*/
- #define ADI\_PMIC\_FB12\_WARN\_WINDOW\_OFFSET 22UL/\*\* < Offset into register for PMIC to set the FB12 warn/fault threshold \*/
- #define ADI\_PMIC\_VM0\_WARN\_WINDOW\_OFFSET 24UL/\*\* < Offset into register for PMIC to set the VM0 warn/fault threshold \*/
- #define ADI\_PMIC\_VM1\_WARN\_WINDOW\_OFFSET 26UL/\*\* < Offset into register for PMIC to set the VM1 warn/fault threshold \*/
- #define ADI\_PMIC\_INVALID\_WINDOW\_OFFSET 27UL/\*\* < Max offset into register for PMIC to set the warn/fault thresholds \*/
- #define ADI\_PMIC\_4\_PERCENT 0UL /\*\* < If the output volatge exceeds 4%, a warn/fault event is triggered
  \*/</li>

Valid Thresholds for Warn/Fault Windows.

- #define ADI\_PMIC\_5\_PERCENT 1UL /\*\* < If the output volatge exceeds 5%, a warn/fault event is triggered</li>
- #define ADI\_PMIC\_6\_PERCENT 2UL /\*\* < If the output volatge exceeds 6%, a warn/fault event is triggered</li>
   \*/
- #define ADI\_PMIC\_8\_PERCENT 3UL /\*\* < If the output volatge exceeds 8%, a warn/fault event is triggered
  \*/</li>
- #define ADI\_PMIC\_INVALID\_THRESHOLD 4UL /\*\* < Maximum value that the user can enter for % for fault/warn windows \*/
- #define ADI\_PMIC\_16\_US OUL /\*\* < Blank time setting of 16us \*/</li>

Blank Times for Warn Fault Windows.

- #define ADI PMIC 32 US 1UL /\*\* < Blank time setting of 32us \*/</li>
- #define ADI\_PMIC\_48\_US 2UL /\*\* < Blank time setting of 48us \*/</li>
- #define ADI PMIC 64 US 3UL /\*\* < Blank time setting of 64us \*/</li>
- #define ADI\_PMIC\_80\_US 4UL /\*\* < Blank time setting of 80us \*/</li>
- #define ADI\_PMIC\_96\_US 5UL /\*\* < Blank time setting of 96us \*/</li>
- #define ADI\_PMIC\_112\_US 6UL /\*\* < Blank time setting of 112us \*/</li>
- #define ADI\_PMIC\_128\_US 7UL /\*\* < Blank time setting of 128us \*/
- #define ADI\_PMIC\_144\_US 8UL /\*\* < Blank time setting of 144us \*/
- #define ADI\_PMIC\_160\_US 9UL /\*\* < Blank time setting of 160us \*/</li>
   #define ADI\_PMIC\_176\_US 10UL /\*\* < Blank time setting of 176us \*/</li>
- #define ADI\_PMIC\_192\_US 11UL /\*\* < Blank time setting of 192us \*/</li>
- #define ADI\_PMIC\_208\_US 12UL /\*\* < Blank time setting of 208us \*/</li>
- #define ADI\_PMIC\_240\_US 13UL /\*\* < Blank time setting of 240us \*/</li>
- #define ADI\_PMIC\_288\_US 14UL /\*\* < Blank time setting of 288us \*/</li>
- #define ADI PMIC 352 US 15UL /\*\* < Blank time setting of 352us \*/</li>
- #define ADI\_PMIC\_INVALID\_BLANK\_TIME 16UL /\*\* < Maximum value that the user can enter for Blank time for PMIC \*/
- #define ADI\_PMIC\_BUCK1 1UL /\*\* < Select Buck1 to modify settings for \*/</li>

Possible Buck Choices.

- #define ADI\_PMIC\_BUCK4 2UL /\*\* < Select Buck4 to modify settings for \*/</li>
- #define ADI\_PMIC\_INVALID\_BUCK 3UL /\*\* < Maximum value that the user can enter for Buck selection \*/</li>
- #define ADI\_PMIC\_INTERVAL\_TIME\_10US 0UL /\*\* < 10us Dynamic Voltage Scaling Interval Time \*/
   Output DVS Interval Times.</li>

- #define ADI\_PMIC\_INTERVAL\_TIME\_20US 1UL /\*\* < 20us Dynamic Voltage Scaling Interval Time \*/
- #define ADI\_PMIC\_INTERVAL\_TIME\_30US 2UL /\*\* < 30us Dynamic Voltage Scaling Interval Time \*/</li>
- #define ADI PMIC INTERVAL TIME 40US 3UL /\*\* < 40us Dynamic Voltage Scaling Interval Time \*/</li>
- #define ADI\_PMIC\_INVALID\_INTERVAL 4UL /\*\* < Maximum value that the user can enter for DVS interval time \*/
- #define ADI\_PMIC\_SWEEP\_DEPTH\_2\_PERCENT 0UL /\*\* < 2% Sweep Depth of the Frequency Spread Spectrum \*/

Sweep Depth of the Frequency Spread Spectrum.

- #define ADI\_PMIC\_SWEEP\_DEPTH\_4\_PERCENT 1UL /\*\* < 4% Sweep Depth of the Frequecny Spread Spectrum \*/
- #define ADI\_PMIC\_SWEEP\_DEPTH\_6\_PERCENT 2UL /\*\* < 6% Sweep Depth of the Frequecny Spread Spectrum \*/
- #define ADI\_PMIC\_SWEEP\_DEPTH\_8\_PERCENT 3UL /\*\* < 8% Sweep Depth of the Frequency Spread Spectrum \*/</li>
- #define ADI\_PMIC\_SWEEP\_DEPTH\_10\_PERCENT 4UL /\*\* < 10% Sweep Depth of the Frequency Spread Spectrum \*/</li>
- #define ADI\_PMIC\_SWEEP\_DEPTH\_INVALID 5UL /\*\* < Maximum value that the user can enter for Sweep Depth \*/
- #define ADI\_PMIC\_SWEEP\_FREQ\_5\_KHz 0UL /\*\* < 5KHz Sweep Freq of the Frequecny Spread Spectrum \*/

Sweep Frequency of the Frequency Spread Spectrum.

- #define ADI\_PMIC\_SWEEP\_FREQ\_10\_42\_KHz 1UL /\*\* < 10.42KHz Sweep Freq of the Frequecny Spread Spectrum \*/
- #define ADI\_PMIC\_SWEEP\_FREQ\_15\_63\_KHz 2UL /\*\* < 15.63KHz Sweep Freq of the Frequecny Spread Spectrum \*/
- #define ADI\_PMIC\_SWEEP\_FREQ\_20\_83\_KHz 3UL/\*\* < 20.83KHz Sweep Freq of the Frequecny Spread Spectrum \*/
- #define ADI\_PMIC\_SWEEP\_FREQ\_25\_KHz 4UL /\*\* < 25KHz Sweep Freq of the Frequecny Spread Spectrum \*/
- #define ADI\_PMIC\_SWEEP\_FREQ\_31\_25\_KHz 5UL /\*\* < 31.25KHz Sweep Freq of the Frequecny Spread Spectrum \*/
- #define ADI\_PMIC\_SWEEP\_FREQ\_41\_67\_KHz 6UL/\*\* < 41.67KHz Sweep Freq of the Frequecny Spread Spectrum \*/
- #define ADI\_PMIC\_SWEEP\_FREQ\_62\_5\_KHz 7UL /\*\* < 62.5KHz Sweep Freq of the Frequecny Spread Spectrum \*/
- #define ADI\_PMIC\_SWEEP\_FREQ\_INVALID 8UL /\*\* < Maximum value that the user can enter for Sweep Freq \*/
- #define ADI PMIC FAULT WINDOW 0x00UL /\*\* < Define for setting the Fault window \*/
- #define ADI\_PMIC\_WARN\_WINDOW 0x01UL/\*\* < Define for setting the warn window \*/
- #define ADI\_PMIC\_FEEDBACK1 0x00UL
- #define ADI\_PMIC\_FEEDBACK2 0x01UL
- #define ADI\_PMIC\_FEEDBACK3 0x02UL
- #define ADI\_PMIC\_FEEDBACK4 0x03UL
- #define ADI\_PMIC\_FEEDBACK5 0x04UL
- #define ADI\_PMIC\_FEEDBACK6 0x05UL
- #define ADI\_PMIC\_FEEDBACK7 0x06UL
- #define ADI\_PMIC\_FEEDBACK8 0x07UL
   #define ADI\_PMIC\_FEEDBACK9 0x08UL
- "dollio Abi\_i illio\_i EEbbAoito oxoooE
- #define ADI\_PMIC\_FEEDBACK10 0x09UL
- #define ADI\_PMIC\_FEEDBACK11 0x0AUL
   #define ADI\_PMIC\_FEEDBACK12 0x0BUL
- #define ADI PMIC VM0 0x0CUL
- #define ADI PMIC VM1 0x0DUL
- #define ADI\_PMIC\_INVALID\_VOLTAGE 0x0EUL

## **Typedefs**

- typedef uint32\_t adi\_pmic\_ldo\_selection\_t
- typedef uint32\_t adi\_pmic\_ldo\_1\_2\_voltages\_t
- typedef uint32\_t adi\_pmic\_ldo\_3\_4\_5\_voltages\_t
- typedef uint32\_t adi\_pmic\_ldo\_6\_7\_voltages\_t
- typedef uint32 t adi pmic buck 4 voltages t
- typedef uint32\_t adi\_pmic\_warn\_fault\_offset\_t
- typedef uint32\_t adi\_pmic\_threshold\_values\_t
- typedef uint32\_t adi\_pmic\_blank\_times\_t
- typedef uint32\_t adi\_pmic\_buck\_sel\_t
- typedef uint32\_t adi\_pmic\_dvs\_interval\_times\_t
- typedef uint32\_t adi\_pmic\_sweep\_depth\_t
- typedef uint32\_t adi\_pmic\_sweep\_freq\_t
- typedef uint32\_t adi\_pmic\_warn\_fault\_window\_t
- typedef uint32\_t adi\_pmic\_voltages\_t

#### **Enumerations**

enum adi\_pmic\_err\_t { ADI\_PMIC\_SUCCESS = 0, ADI\_PMIC\_FAIL = -1, ADI\_PMIC\_PARAMETER\_ERROR = -3 }

Possible PMIC Error Codes.

#### **Functions**

adi\_pmic\_err\_t adi\_pmic\_PowerADAR690x (void)

The recommended sequence for powering up an ADAR6901/2 device.

adi\_pmic\_err\_t adi\_pmic\_ReadChipId (uint32\_t \*id)

Read the ID of the PMIC.

adi\_pmic\_err\_t adi\_pmic\_SetQaWdCtrl (adi\_pmic\_qa\_ctrl\_t ctrl)

Set the ctrl register of the QA WDT.

adi\_pmic\_err\_t adi\_pmic\_GetQaWdCtrl (adi\_pmic\_qa\_ctrl\_t \*ctrl)

Get the ctrl register of the QA WDT.

adi\_pmic\_err\_t adi\_pmic\_GetQaWdStatus (adi\_pmic\_qa\_status\_t \*status)

Get the status of the QA Watchdog.

adi\_pmic\_err\_t adi\_pmic\_ServiceQaWatchdog (void)

Service the QA watchdog.

adi\_pmic\_err\_t adi\_pmic\_SetLdoOneTwoVout (adi\_pmic\_ldo\_selection\_t ldo, adi\_pmic\_ldo\_1\_2\_voltages
 t vout)

Set the voltage level for LOD1 and LDO2.

adi\_pmic\_err\_t adi\_pmic\_GetLdoOneTwoVout (adi\_pmic\_ldo\_selection\_t ldo, adi\_pmic\_ldo\_1\_2\_voltages
 t \*vout)

Get the voltage level for LOD1 and LDO2.

adi\_pmic\_err\_t adi\_pmic\_SetLdoThreeFourFiveVout (adi\_pmic\_ldo\_selection\_t ldo, adi\_pmic\_ldo\_3\_4\_5\_
 voltages\_t vout)

Set the voltage level for LOD3, LDO4 and LDO5.

adi\_pmic\_err\_t adi\_pmic\_GetLdoThreeFourFiveVout (adi\_pmic\_ldo\_selection\_t ldo, adi\_pmic\_ldo\_3\_4\_5
 voltages t \*vout)

Get the voltage level for LOD3, LDO4 and LDO5.

adi\_pmic\_err\_t adi\_pmic\_SetLdoSixSevenVout (adi\_pmic\_ldo\_selection\_t ldo, adi\_pmic\_ldo\_6\_7\_
 voltages\_t vout)

Set the voltage level for LOD6 and LDO7.

adi\_pmic\_err\_t adi\_pmic\_GetLdoSixSevenVout (adi\_pmic\_ldo\_selection\_t ldo, adi\_pmic\_ldo\_6\_7\_
 voltages\_t \*vout)

Get the voltage level for LOD6 and LDO7.

adi\_pmic\_err\_t adi\_pmic\_SetBuckOneVout (uint32\_t vout)

Set the voltage level for Buck1.

adi\_pmic\_err\_t adi\_pmic\_GetBuckOneVout (uint32\_t \*vout)

Get the voltage level for Buck1.

• adi\_pmic\_err\_t adi\_pmic\_SetBuckFourVout (adi\_pmic\_buck\_4\_voltages\_t vout)

Set the voltage level for Buck4.

• adi\_pmic\_err\_t adi\_pmic\_GetBuckFourVout (adi\_pmic\_buck\_4\_voltages\_t \*vout)

Get the voltage level for Buck4.

adi\_pmic\_err\_t adi\_pmic\_SetWarnFaultWindow (adi\_pmic\_voltages\_t voltage, adi\_pmic\_warn\_fault\_settings\_t cfg)

Set the warning thresholds for the voltage supply.

adi\_pmic\_err\_t adi\_pmic\_GetWarnFaultWindow (adi\_pmic\_voltages\_t voltage, adi\_pmic\_warn\_fault\_settings\_t \*cfg)

Get the warning thresholds register value.

- adi\_pmic\_err\_t adi\_pmic\_SetBuckDVS (adi\_pmic\_buck\_sel\_t sel, adi\_pmic\_dvs\_interval\_times\_t interval)

  Set the DVS interval time for either Buck1 or BUCK4.
- adi\_pmic\_err\_t adi\_pmic\_GetBuckDVS (adi\_pmic\_buck\_sel\_t sel, adi\_pmic\_dvs\_interval\_times\_t \*interval)

  Get the DVS interval time for either Buck1 or BUCK4.
- adi\_pmic\_err\_t adi\_pmic\_SetFreqSpreadCfg (adi\_pmic\_freq\_config\_t cfg)

Set the config register for the Frequency Spread Sprectrum.

adi\_pmic\_err\_t adi\_pmic\_GetFreqSpreadCfg (adi\_pmic\_freq\_config\_t \*cfg)

Get the config register for the Frequency Spread Sprectrum.

void adi\_pmic\_Write (uint32\_t addr, uint32\_t value)

Write a word to the PMIC address space.

uint32\_t adi\_pmic\_Read (uint32\_t addr)

Read a word from the PMIC address space.

## 6.4.1 Detailed Description

Public C interface to the pmic driver.

## 6.4.2 Enumeration Type Documentation

6.4.2.1 adi\_pmic\_err\_t

enum adi\_pmic\_err\_t

Possible PMIC Error Codes.

#### Enumerator

ADI_PMIC_SUCCESS	ok
ADI_PMIC_FAIL	Generic failure code.
ADI_PMIC_PARAMETER_ERROR	Parameter validation failed.

## 6.4.3 Function Documentation

## 6.4.3.1 adi\_pmic\_GetBuckDVS()

Get the DVS interval time for either Buck1 or BUCK4.

#### **Parameters**

in	sel	- which buck to select
in	interval	- the interval time in US

## Returns

ADI\_PMIC\_SUCCESS (0) for success, ADI\_PMIC\_FAIL on failure

## 6.4.3.2 adi\_pmic\_GetBuckFourVout()

Get the voltage level for Buck4.

## **Parameters**

out	vout	- the selected voltage

## Returns

ADI\_PMIC\_SUCCESS (0) for success, ADI\_PMIC\_FAIL on failure

## 6.4.3.3 adi\_pmic\_GetBuckOneVout()

Get the voltage level for Buck1.

#### **Parameters**

out <i>vout</i>	- the selected voltage
-----------------	------------------------

## Returns

ADI\_PMIC\_SUCCESS (0) for success, ADI\_PMIC\_FAIL on failure

## 6.4.3.4 adi\_pmic\_GetFreqSpreadCfg()

Get the config register for the Frequency Spread Sprectrum.

#### **Parameters**

	out	cfg	- the config structure
--	-----	-----	------------------------

#### Returns

ADI\_PMIC\_SUCCESS (0) for success, ADI\_PMIC\_FAIL on failure

## 6.4.3.5 adi\_pmic\_GetLdoOneTwoVout()

Get the voltage level for LOD1 and LDO2.

## **Parameters**

in	ldo	- the Ido enum
out	vout	- the selected voltage

## Returns

ADI\_PMIC\_SUCCESS (0) for success, ADI\_PMIC\_FAIL on failure

#### 6.4.3.6 adi\_pmic\_GetLdoSixSevenVout()

Get the voltage level for LOD6 and LDO7.

## **Parameters**

in	ldo	- the Ido enum
out	vout	- the selected voltage

#### Returns

ADI\_PMIC\_SUCCESS (0) for success, ADI\_PMIC\_FAIL on failure

#### 6.4.3.7 adi\_pmic\_GetLdoThreeFourFiveVout()

Get the voltage level for LOD3, LDO4 and LDO5.

## **Parameters**

in	ldo	- the Ido enum
out	vout	- the selected voltage

#### Returns

ADI\_PMIC\_SUCCESS (0) for success, ADI\_PMIC\_FAIL on failure

## 6.4.3.8 adi\_pmic\_GetQaWdCtrl()

Get the ctrl register of the QA WDT.

#### **Parameters**

j	in	ctrl	- structure of the ctrl register for the QA WDT
---	----	------	---

#### 6.4.3.9 adi\_pmic\_GetQaWdStatus()

Get the status of the QA Watchdog.

#### **Parameters**

```
out status - structure of the current state of the QA WDT
```

#### 6.4.3.10 adi\_pmic\_GetWarnFaultWindow()

Get the warning thresholds register value.

#### **Parameters**

	out	res	- The contents of the Warn Window register	
--	-----	-----	--	--

## Returns

ADI\_PMIC\_SUCCESS (0) for success, ADI\_PMIC\_FAIL on failure

## 6.4.3.11 adi\_pmic\_PowerADAR690x()

The recommended sequence for powering up an ADAR6901/2 device.

## Returns

ADI\_PMIC\_SUCCESS (0) for success, ADI\_PMIC\_FAIL on failure

## 6.4.3.12 adi\_pmic\_Read()

Read a word from the PMIC address space.

#### **Parameters**

in	addr	32-bit address to write to in the PMIC address space	
out	value	32-bit value to write	

## 6.4.3.13 adi\_pmic\_ServiceQaWatchdog()

Service the QA watchdog.

The processor calls this functions which reads the token and writes back the answer

## 6.4.3.14 adi\_pmic\_SetBuckDVS()

Set the DVS interval time for either Buck1 or BUCK4.

#### **Parameters**

in	sel	<ul> <li>which buck to select</li> </ul>
in	interval	- the interval time in US

## Returns

ADI\_PMIC\_SUCCESS (0) for success, ADI\_PMIC\_FAIL on failure

## 6.4.3.15 adi\_pmic\_SetBuckFourVout()

Set the voltage level for Buck4.

## **Parameters**

in	vout	- the selected voltage

#### Returns

ADI\_PMIC\_SUCCESS (0) for success, ADI\_PMIC\_FAIL on failure

## 6.4.3.16 adi\_pmic\_SetBuckOneVout()

Set the voltage level for Buck1.

#### **Parameters**

in vout - the selected	d voltage
------------------------	-----------

#### Returns

ADI\_PMIC\_SUCCESS (0) for success, ADI\_PMIC\_FAIL on failure

## 6.4.3.17 adi\_pmic\_SetFreqSpreadCfg()

Set the config register for the Frequency Spread Sprectrum.

#### **Parameters**

```
in cfg - the config structure
```

## Returns

ADI\_PMIC\_SUCCESS (0) for success, ADI\_PMIC\_FAIL on failure

## 6.4.3.18 adi\_pmic\_SetLdoOneTwoVout()

Set the voltage level for LOD1 and LDO2.

#### **Parameters**

in	ldo	- the Ido enum
in	vout	- the selected voltage

## Returns

ADI\_PMIC\_SUCCESS (0) for success, ADI\_PMIC\_FAIL on failure

## 6.4.3.19 adi\_pmic\_SetLdoSixSevenVout()

Set the voltage level for LOD6 and LDO7.

#### **Parameters**

in	ldo	- the Ido enum
in	vout	- the selected voltage

## Returns

ADI\_PMIC\_SUCCESS (0) for success, ADI\_PMIC\_FAIL on failure

## 6.4.3.20 adi\_pmic\_SetLdoThreeFourFiveVout()

Set the voltage level for LOD3, LDO4 and LDO5.

#### **Parameters**

in	ldo	- the Ido enum
in	vout	- the selected voltage

#### Returns

ADI\_PMIC\_SUCCESS (0) for success, ADI\_PMIC\_FAIL on failure

## 6.4.3.21 adi\_pmic\_SetQaWdCtrl()

Set the ctrl register of the QA WDT.

## **Parameters**

in	ctrl	- structure of the ctrl register for the QA WDT
----	------	---

## 6.4.3.22 adi\_pmic\_SetWarnFaultWindow()

Set the warning thresholds for the voltage supply.

#### **Parameters**

in	faultwindowOffset	- The offset into the register to get the correct voltage supply
in	thresholdlevel	- window percentages for threshold levels
in	blankTime	- Voltage monitor blank time

#### Returns

ADI\_PMIC\_SUCCESS (0) for success, ADI\_PMIC\_FAIL on failure

## 6.4.3.23 adi\_pmic\_Write()

Write a word to the PMIC address space.

## **Parameters**

in	addr	32-bit address to write to in the PMIC address space
in	value	32-bit value to write

# **Bibliography**

- [1] Analog Devices Inc., Norwood, MA, USA. *ADAR6901/ADAR6902 Firmware Reference Manual UG-1002*, 1.3 edition, October 2020. 1, 3, 6, 7, 59, 60, 61, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 116, 136, 142
- [2] Analog Devices Inc., Norwood, MA, USA. ADAR6901/ADAR6902 Hardware Reference Manual UG-1485, prd edition, August 2020. 1, 2, 3, 7, 20, 21, 24, 26, 27, 28, 29, 32, 33, 34, 38, 42, 44, 46, 47, 52, 53, 130, 131, 134, 137, 153, 154

172 BIBLIOGRAPHY

## Index

```
ADI ADAR690x_CFG_MEAS_REL_GAIN_MISMAT\hookleftarrow
ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN0
    adar690x fw.h, 74
                                                      CH 0
                                                  adar690x fw.h, 78
ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN1
                                              ADI_ADAR690x_CFG_MEAS_REL_GAIN_MISMAT←
    adar690x_fw.h, 74
ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN2
                                                      CH 1
                                                  adar690x fw.h, 78
    adar690x_fw.h, 74
                                              ADI_ADAR690x_CFG_MEAS_REL_GAIN_MISMAT←
ADI ADAR690x CFG ADC GAIN RX CHAN3
                                                      CH<sub>2</sub>
    adar690x fw.h, 74
                                                  adar690x fw.h, 78
ADI ADAR690x CFG BASE
                                              ADI ADAR690x CFG MEAS REL GAIN MISMAT←
    adar690x_fw.h, 74
                                                      CH 3
ADI_ADAR690x_CFG_CASCADED
                                                  adar690x fw.h, 78
    adar690x fw.h, 74
                                              ADI_ADAR690x_CFG_MEAS_REL_GAIN_MISMAT←
ADI_ADAR690x_CFG_CHANNEL_SEL_TEST_TONE
                                                      CH_4
    adar690x fw.h, 75
                                                  adar690x_fw.h, 78
ADI_ADAR690x_CFG_CONFIG_BLOCK_CRC
                                              ADI_ADAR690x_CFG_MEAS_REL_GAIN_MISMAT←
    adar690x fw.h, 75
                                                      CH_5
ADI_ADAR690x_CFG_CONFIG_BLOCK_LEN
                                                  adar690x fw.h, 78
    adar690x_fw.h, 75
                                              ADI ADAR690x CFG OP PWR TX0
ADI_ADAR690x_CFG_CONTINUOUS_PA
                                                  adar690x_fw.h, 79
    adar690x_fw.h, 75
                                              ADI ADAR690x CFG OP PWR TX1
ADI_ADAR690x_CFG_CRC_GROUP_SELECT
                                                  adar690x fw.h, 79
    adar690x_fw.h, 75
                                              ADI_ADAR690x_CFG_OP_PWR_TX2
ADI ADAR690x CFG CRC SIGNATURE SELECT
                                                  adar690x fw.h, 79
    adar690x_fw.h, 75
                                              ADI_ADAR690x_CFG_PAT_SEL_TEST_TONE
ADI_ADAR690x_CFG_CRC_USER_AREA_ADDR
                                                  adar690x_fw.h, 79
    adar690x fw.h, 76
                                              ADI ADAR690x CFG PGA GAIN RX CHAN0
ADI_ADAR690x_CFG_CRC_USER_AREA_COUNT
                                                  adar690x fw.h, 79
    adar690x fw.h, 76
                                              ADI_ADAR690x_CFG_PGA_GAIN_RX_CHAN1
ADI ADAR690x CFG DMA OFFSETS SEL
                                                  adar690x fw.h, 79
    adar690x fw.h, 76
                                              ADI_ADAR690x_CFG_PGA_GAIN_RX_CHAN2
ADI_ADAR690x_CFG_HPF_FC_RX_CHAN0
                                                  adar690x_fw.h, 80
    adar690x_fw.h, 76
                                              ADI_ADAR690x_CFG_PGA_GAIN_RX_CHAN3
ADI_ADAR690x_CFG_HPF_FC_RX_CHAN1
                                                  adar690x_fw.h, 80
    adar690x_fw.h, 76
                                              ADI ADAR690x CFG POWER DOWN AUTO US
ADI_ADAR690x_CFG_HPF_FC_RX_CHAN2
                                                  adar690x fw.h, 80
    adar690x fw.h, 76
                                              ADI_ADAR690x_CFG_POWER_MANAGE
ADI ADAR690x CFG HPF FC RX CHAN3
                                                  adar690x fw.h, 80
    adar690x fw.h, 77
                                              ADI_ADAR690x_CFG_PWR_DET_MEAS
ADI_ADAR690x_CFG_HPF_GAIN_RX_CHAN0
                                                  adar690x_fw.h, 80
    adar690x_fw.h, 77
                                              ADI_ADAR690x_CFG_PWR_SUP_CHK
ADI_ADAR690x_CFG_HPF_GAIN_RX_CHAN1
                                                  adar690x_fw.h, 80
    adar690x_fw.h, 77
                                              ADI_ADAR690x_CFG_PWR_TX0
ADI_ADAR690x_CFG_HPF_GAIN_RX_CHAN2
                                                  adar690x fw.h, 81
    adar690x fw.h, 77
                                              ADI ADAR690x CFG PWR TX1
ADI_ADAR690x_CFG_HPF_GAIN_RX_CHAN3
                                                  adar690x fw.h, 81
    adar690x fw.h, 77
                                              ADI ADAR690x CFG PWR TX2
ADI_ADAR690x_CFG_LOCHAIN_MST_SLV_SYNC
                                                  adar690x_fw.h, 81
    adar690x_fw.h, 77
                                              ADI_ADAR690x_CFG_PWRDN_INTERRUPT
```

adar690x_fw.h, 81	adar690x_fw.h, 86
ADI_ADAR690x_CFG_RAMP_BW_MHZ	ADI_ADAR690x_FW_EXT_TRIG_DIS
adar690x_fw.h, 81	adar690x_fw.h, 86
ADI_ADAR690x_CFG_RAMP_START_FREQ_HZ	ADI_ADAR690x_FW_EXT_TRIG_EN
adar690x_fw.h, 81	adar690x_fw.h, 86
ADI_ADAR690x_CFG_REF_FREQ_HZ	ADI_ADAR690x_FW_FLASH_ADC_CAL
adar690x_fw.h, 82	adar690x_fw.h, 86
ADI_ADAR690x_CFG_RFPLL_LOOP_BW_HZ	ADI_ADAR690x_FW_HPF_CAL_SINGLE_CHAN
adar690x_fw.h, 82	adar690x_fw.h, 87
ADI_ADAR690x_CFG_RFPLL_PERIOD_HIGH_LIM	ADI_ADAR690x_FW_HPF_CAL
adar690x_fw.h, 82	adar690x_fw.h, 87
ADI_ADAR690x_CFG_RFPLL_PERIOD_LOW_LIM	ADI_ADAR690x_FW_LOCHAIN_CAL
adar690x_fw.h, 82	adar690x_fw.h, 87
ADI_ADAR690x_CFG_RX_CHAIN_CHK	ADI_ADAR690x_FW_MEAS_PWR_DET_CLR
adar690x_fw.h, 82	adar690x_fw.h, 87
ADI_ADAR690x_CFG_SPI_CMD	ADI_ADAR690x_FW_MEAS_PWR_DET_OFF
adar690x_fw.h, 82	adar690x_fw.h, 87
ADI_ADAR690x_CFG_SYS_CAL_ENABLE	ADI_ADAR690x_FW_MEAS_PWR_DET
adar690x_fw.h, 83	adar690x_fw.h, 87
ADI_ADAR690x_CFG_TIMING_COMP_EN	ADI_ADAR690x_FW_PGA_CAL
adar690x_fw.h, 83	adar690x_fw.h, 88
ADI_ADAR690x_CFG_TX_LOAD_T0_TX0	ADI_ADAR690x_FW_POWER_MANAGE
adar690x_fw.h, 83	adar690x_fw.h, 88
ADI_ADAR690x_CFG_TX_LOAD_T0_TX1	ADI_ADAR690x_FW_PWR_DET_FAULT_CHK
adar690x_fw.h, 83	adar690x_fw.h, 88
ADI_ADAR690x_CFG_TX_LOAD_T0_TX2	ADI_ADAR690x_FW_PWR_SUP_CHK
adar690x_fw.h, 83	adar690x_fw.h, 88
ADI_ADAR690x_CFG_VDDIO_MAX_VOLT	ADI_ADAR690x_FW_RAMP_TRIG
adar690x_fw.h, 83	adar690x_fw.h, 88
ADI_ADAR690x_CFG_VDDIO_MIN_VOLT	ADI_ADAR690x_FW_RFPLL_BOW_CAL
adar690x_fw.h, 84	adar690x_fw.h, <mark>88</mark>
ADI_ADAR690x_DMA_AREA_BASE	ADI_ADAR690x_FW_RFPLL_CHK
adar690x_fw.h, 84	adar690x_fw.h, 89
ADI_ADAR690x_DMA_AREA_SIZE	ADI_ADAR690x_FW_RFPLL_INIT
adar690x_fw.h, 84	adar690x_fw.h, 89
ADI_ADAR690x_DMA_BASE_POINTER	ADI_ADAR690x_FW_RFPLL_LOCK
	adar690x fw.h, 89
adar690x_fw.h, 84	<u> </u>
ADI_ADAR690x_FW_ADC_PHASE_CAL	ADI_ADAR690x_FW_RFPLL_MUX_OUT
adar690x_fw.h, 84	adar690x_fw.h, 89
ADI_ADAR690x_FW_ADCPLL_ALIGN	ADI_ADAR690x_FW_RFPLL_PERIOD_CHK
adar690x_fw.h, 84	adar690x_fw.h, 89
ADI_ADAR690x_FW_ADCPLL_CHK	ADI_ADAR690x_FW_RFPLL_RAMP_SETUP
adar690x_fw.h, 85	adar690x_fw.h, 89
ADI_ADAR690x_FW_ADCPLL_INIT	ADI_ADAR690x_FW_RMW
adar690x_fw.h, 85	adar690x_fw.h, 90
ADI_ADAR690x_FW_ADCPLL_MUX_OUT	ADI_ADAR690x_FW_RX_BASEBAND_CHK
adar690x_fw.h, 85	adar690x_fw.h, 90
ADI_ADAR690x_FW_AUXADC_DIAG_CHK	ADI_ADAR690x_FW_RX_BASEBAND_LATENT_CHR
adar690x_fw.h, 85	adar690x_fw.h, 90
ADI_ADAR690x_FW_BOOTPARSE	ADI_ADAR690x_FW_RX_CHAIN_CHK
adar690x_fw.h, 85	adar690x_fw.h, 90
ADI_ADAR690x_FW_CAL_READ	ADI_ADAR690x_FW_RX_FILTER_CHK
adar690x_fw.h, 85	adar690x_fw.h, 90
ADI_ADAR690x_FW_CHIP_INIT	ADI_ADAR690x_FW_RX_OVERFLOW_CHK
adar690x_fw.h, 86	adar690x_fw.h, 90
ADI_ADAR690x_FW_CRC_CALC_CHK	ADI_ADAR690x_FW_RXGAIN_CAL
adar690x_fw.h, 86	adar690x_fw.h, 91
ADI ADAR690x FW CRC CHK	ADI ADAR690x FW TEMP MEASURE
ADI ADAHUSUA I W UNU UNI	ADIADALOSON IN LEMI MENSURE

- adar690x\_fw.h, 91

  ADI\_ADAR690x\_FW\_TX\_ISOL\_CHK
   adar690x\_fw.h, 91

  ADI\_ADAR690x\_FW\_TX\_LOAD\_CHK
   adar690x\_fw.h, 91

  ADI\_ADAR690x\_FW\_TX\_PWR\_CHK
- adar690x\_fw.h, 91 ADI\_ADAR690x\_FW\_TXPA\_ADJ
- adar690x\_fw.h, 91 ADI\_ADAR690x\_FW\_TXPA\_CAL adar690x\_fw.h, 92
- ADI\_ADAR690x\_MAX\_ADC\_GAIN\_RX\_CHAN0 adar690x\_fw.h, 92
- ADI\_ADAR690x\_MAX\_ADC\_GAIN\_RX\_CHAN1 adar690x fw.h, 92
- ADI\_ADAR690x\_MAX\_ADC\_GAIN\_RX\_CHAN2 adar690x fw.h, 92
- ADI\_ADAR690x\_MAX\_ADC\_GAIN\_RX\_CHAN3 adar690x\_fw.h, 92
- ADI\_ADAR690x\_MAX\_CASCADED adar690x fw.h, 92
- ADI\_ADAR690x\_MAX\_CHANNEL\_SEL\_TEST\_TONE adar690x\_fw.h, 93
- ADI\_ADAR690x\_MAX\_DMA\_OFFSETS\_SEL adar690x fw.h, 93
- ADI\_ADAR690x\_MAX\_HPF\_FC\_RX\_CHAN0 adar690x fw.h, 93
- ADI\_ADAR690x\_MAX\_HPF\_FC\_RX\_CHAN1 adar690x\_fw.h, 93
- ADI\_ADAR690x\_MAX\_HPF\_FC\_RX\_CHAN2 adar690x\_fw.h, 93
- ADI\_ADAR690x\_MAX\_HPF\_FC\_RX\_CHAN3 adar690x\_fw.h, 93
- ADI\_ADAR690x\_MAX\_HPF\_GAIN\_RX\_CHAN0 adar690x\_fw.h, 94
- ADI\_ADAR690x\_MAX\_HPF\_GAIN\_RX\_CHAN1 adar690x fw.h, 94
- ADI\_ADAR690x\_MAX\_HPF\_GAIN\_RX\_CHAN2 adar690x\_fw.h, 94
- ADI\_ADAR690x\_MAX\_HPF\_GAIN\_RX\_CHAN3 adar690x\_fw.h, 94
- ADI\_ADAR690x\_MAX\_PAT\_SEL\_TEST\_TONE adar690x fw.h, 94
- ADI\_ADAR690x\_MAX\_PGA\_GAIN\_RX\_CHAN0 adar690x\_fw.h, 94
- ADI\_ADAR690x\_MAX\_PGA\_GAIN\_RX\_CHAN1 adar690x fw.h, 95
- ADI\_ADAR690x\_MAX\_PGA\_GAIN\_RX\_CHAN2 adar690x\_fw.h, 95
- ADI\_ADAR690x\_MAX\_PGA\_GAIN\_RX\_CHAN3 adar690x\_fw.h, 95
- ADI\_ADAR690x\_MAX\_POWER\_DOWN\_AUTO\_US adar690x fw.h, 95
- ADI\_ADAR690x\_MAX\_PWR\_TX0 adar690x fw.h, 95
- ADI\_ADAR690x\_MAX\_PWR\_TX1 adar690x\_fw.h, 95
- ADI\_ADAR690x\_MAX\_PWR\_TX2

- adar690x\_fw.h, 96
- ADI\_ADAR690x\_MAX\_RAMP\_BW\_MHZ adar690x\_fw.h, 96
- ADI\_ADAR690x\_MAX\_RAMP\_START\_FREQ\_HZ adar690x\_fw.h, 96
- ADI\_ADAR690x\_MAX\_REF\_FREQ\_HZ adar690x fw.h, 96
- ADI\_ADAR690x\_MAX\_RFPLL\_LOOP\_BW\_HZ adar690x fw.h, 96
- ADI\_ADAR690x\_MAX\_SYS\_CAL\_ENABLE adar690x fw.h, 96
- ADI\_ADAR690x\_MAX\_TIMING\_COMP\_EN adar690x\_fw.h, 97
- ADI\_ADAR690x\_MIN\_ADC\_GAIN\_RX\_CHAN0 adar690x\_fw.h, 97
- ADI\_ADAR690x\_MIN\_ADC\_GAIN\_RX\_CHAN1 adar690x fw.h, 97
- ADI\_ADAR690x\_MIN\_ADC\_GAIN\_RX\_CHAN2 adar690x fw.h, 97
- ADI\_ADAR690x\_MIN\_ADC\_GAIN\_RX\_CHAN3 adar690x fw.h, 97
- ADI\_ADAR690x\_MIN\_CASCADED adar690x\_fw.h, 97
- ADI\_ADAR690x\_MIN\_CHANNEL\_SEL\_TEST\_TONE adar690x\_fw.h, 98
- ADI\_ADAR690x\_MIN\_DMA\_OFFSETS\_SEL adar690x\_fw.h, 98
- ADI\_ADAR690x\_MIN\_HPF\_FC\_RX\_CHAN0 adar690x\_fw.h, 98
- ADI\_ADAR690x\_MIN\_HPF\_FC\_RX\_CHAN1 adar690x fw.h, 98
- ADI\_ADAR690x\_MIN\_HPF\_FC\_RX\_CHAN2 adar690x\_fw.h, 98
- ADI\_ADAR690x\_MIN\_HPF\_FC\_RX\_CHAN3 adar690x\_fw.h, 98
- ADI\_ADAR690x\_MIN\_HPF\_GAIN\_RX\_CHAN0 adar690x\_fw.h, 99
- ADI\_ADAR690x\_MIN\_HPF\_GAIN\_RX\_CHAN1 adar690x\_fw.h, 99
- ADI\_ADAR690x\_MIN\_HPF\_GAIN\_RX\_CHAN2 adar690x\_fw.h, 99
- ADI\_ADAR690x\_MIN\_HPF\_GAIN\_RX\_CHAN3 adar690x\_fw.h, 99
- ADI\_ADAR690x\_MIN\_PAT\_SEL\_TEST\_TONE adar690x\_fw.h, 99
- ADI\_ADAR690x\_MIN\_PGA\_GAIN\_RX\_CHAN0 adar690x fw.h, 99
- ADI\_ADAR690x\_MIN\_PGA\_GAIN\_RX\_CHAN1 adar690x\_fw.h, 100
- ADI\_ADAR690x\_MIN\_PGA\_GAIN\_RX\_CHAN2 adar690x\_fw.h, 100
- ADI\_ADAR690x\_MIN\_PGA\_GAIN\_RX\_CHAN3 adar690x fw.h, 100
- ADI\_ADAR690x\_MIN\_POWER\_DOWN\_AUTO\_US adar690x\_fw.h, 100
- ADI\_ADAR690x\_MIN\_PWR\_TX0 adar690x fw.h, 100
- ADI\_ADAR690x\_MIN\_PWR\_TX1

adar690x_fw.h, 100	adar690x_fw.h, 105
ADI_ADAR690x_MIN_PWR_TX2	ADI_ADAR690x_STS_COMPUTED_CRC_GROUP8
adar690x_fw.h, 101	adar690x_fw.h, 105
ADI_ADAR690x_MIN_RAMP_BW_MHZ	ADI_ADAR690x_STS_COMPUTED_CRC_GROUP9
adar690x_fw.h, 101	adar690x_fw.h, 106 ADI_ADAR690x_STS_CRC_FAIL
ADI_ADAR690x_MIN_RAMP_START_FREQ_HZ	adar690x_fw.h, 106
adar690x_fw.h, 101 ADI_ADAR690x_MIN_REF_FREQ_HZ	ADI_ADAR690x_STS_CRC_PASS
adar690x_fw.h, 101	adar690x_fw.h, 106
ADI_ADAR690x_MIN_RFPLL_LOOP_BW_HZ	ADI_ADAR690x_STS_DMA_OFFSETS_LUT
adar690x_fw.h, 101	adar690x fw.h, 106
ADI_ADAR690x_MIN_SYS_CAL_ENABLE	ADI_ADAR690x_STS_DVDD_09P_PWR_SUP_VOLT
adar690x_fw.h, 101	adar690x_fw.h, 106
ADI_ADAR690x_MIN_TIMING_COMP_EN	ADI_ADAR690x_STS_LOCHAIN_TEMP
adar690x_fw.h, 102	adar690x_fw.h, 106
ADI_ADAR690x_OFF_FW_DCCM_LOAD_ADDR	ADI_ADAR690x_STS_OP_PWR_TX0
adar690x fw.h, 102	adar690x fw.h, 107
ADI_ADAR690x_OFF_FW_ICCM_LOAD_ADDR	ADI_ADAR690x_STS_OP_PWR_TX1
adar690x fw.h, 102	adar690x_fw.h, 107
ADI_ADAR690x_OFF_FW_VERSION	ADI_ADAR690x_STS_OP_PWR_TX2
adar690x_fw.h, 102	adar690x_fw.h, 107
ADI_ADAR690x_STS_ADCPLL_FREQ_HZ	ADI_ADAR690x_STS_RFPLL_FREQ_HZ
adar690x_fw.h, 102	adar690x_fw.h, 107
ADI_ADAR690x_STS_AVDD_09P_PWR_SUP_VOLT	ADI_ADAR690x_STS_RX0_TEMP
adar690x_fw.h, 102	adar690x_fw.h, 107
ADI_ADAR690x_STS_AVDD_1P8_PWR_SUP_VOLT	ADI_ADAR690x_STS_RX1_TEMP
adar690x_fw.h, 103	adar690x_fw.h, 107
ADI_ADAR690x_STS_BASE	ADI_ADAR690x_STS_RX2_TEMP
adar690x_fw.h, 103	adar690x_fw.h, 108
ADI_ADAR690x_STS_COMPUTED_CRC_GROUP0	ADI_ADAR690x_STS_RX3_TEMP
adar690x_fw.h, 103	adar690x_fw.h, 108
ADI_ADAR690x_STS_COMPUTED_CRC_GROUP1	ADI_ADAR690x_STS_RX_SIGCHAIN_MISMATCH_0
adar690x_fw.h, 103	adar690x_fw.h, 108
ADI_ADAR690x_STS_COMPUTED_CRC_GROUP10	ADI_ADAR690x_STS_RX_SIGCHAIN_MISMATCH_1
adar690x_fw.h, 103	adar690x_fw.h, 108
ADI_ADAR690x_STS_COMPUTED_CRC_GROUP11	ADI_ADAR690x_STS_RX_SIGCHAIN_MISMATCH_2
adar690x_fw.h, 103	adar690x_fw.h, 108
ADI_ADAR690x_STS_COMPUTED_CRC_GROUP12 adar690x_fw.h, 104	ADI_ADAR690x_STS_RX_SIGCHAIN_MISMATCH_3 adar690x fw.h, 108
ADI_ADAR690x_STS_COMPUTED_CRC_GROUP13	ADI_ADAR690x_STS_RX_SIGCHAIN_MISMATCH_4
adar690x_fw.h, 104	adar690x_fw.h, 109
ADI_ADAR690x_STS_COMPUTED_CRC_GROUP14	ADI_ADAR690x_STS_RX_SIGCHAIN_MISMATCH_5
adar690x fw.h, 104	adar690x fw.h, 109
ADI_ADAR690x_STS_COMPUTED_CRC_GROUP15	ADI_ADAR690x_STS_TX0_TEMP
adar690x_fw.h, 104	adar690x_fw.h, 109
ADI_ADAR690x_STS_COMPUTED_CRC_GROUP16	ADI_ADAR690x_STS_TX1_TEMP
adar690x fw.h, 104	adar690x fw.h, 109
ADI_ADAR690x_STS_COMPUTED_CRC_GROUP2	ADI_ADAR690x_STS_TX2_TEMP
adar690x_fw.h, 104	adar690x_fw.h, 109
ADI_ADAR690x_STS_COMPUTED_CRC_GROUP3	ADI_ADAR690x_STS_TX_LOAD_T0_TX0
adar690x_fw.h, 105	adar690x_fw.h, 109
ADI_ADAR690x_STS_COMPUTED_CRC_GROUP4	ADI_ADAR690x_STS_TX_LOAD_T0_TX1
adar690x_fw.h, 105	adar690x_fw.h, 110
ADI_ADAR690x_STS_COMPUTED_CRC_GROUP5	ADI_ADAR690x_STS_TX_LOAD_T0_TX2
adar690x_fw.h, 105	adar690x_fw.h, 110
ADI_ADAR690x_STS_COMPUTED_CRC_GROUP6	ADI_ADAR690x_STS_VDD_DCO_PWR_SUP_VOLT
adar690x_fw.h, 105	adar690x_fw.h, 110
ADI_ADAR690x_STS_COMPUTED_CRC_GROUP7	ADI_ADAR690x_STS_VDDIO_1P8_PWR_SUP_VOLT

adar(000), fu la 110	adi dadakiyayb 100
adar690x_fw.h, 110	adi_dmdriver.h, 122
ADI_ADAR690x_STS_VDDIO_PWR_SUP_VOLT	ADI_DM_REF_CLK_DIV_4
adar690x_fw.h, 110	adi_dmdriver.h, 123
ADI_DM_1_MIPI_LANE	ADI_DM_REF_CLK_DIV
adi_dmdriver.h, 118	adi_dmdriver.h, 122
ADI_DM_2_MIPI_LANES	ADI_DM_RGB444
adi_dmdriver.h, 118	adi_dmdriver.h, 123
ADI_DM_4_MIPI_LANES	ADI_DM_RGB555
adi_dmdriver.h, 118	adi_dmdriver.h, 123
ADI_DM_ADCCLK_DIV_1_5	ADI_DM_RGB565
adi_dmdriver.h, 118	adi_dmdriver.h, 123
ADI_DM_ADCCLK_DIV_2	ADI_DM_SYSCAL_RX_SIZE
adi_dmdriver.h, 118	adi_dmdriver.h, 123
ADI_DM_ADCCLK_DIV_3	ADI_DM_SYSCAL_TX_SIZE
adi_dmdriver.h, 119	adi_dmdriver.h, 124
ADI_DM_ADCCLK_DIV_4	ADI_DM_TIMING_COMP_DISABLED
adi_dmdriver.h, 119	adi_dmdriver.h, 124
ADI_DM_ADCCLK_DIV_6	ADI_DM_TIMING_COMP_GPIO7_GPIO9
adi_dmdriver.h, 119	adi_dmdriver.h, 124
ADI_DM_ADCCLK_DIV_8	ADI_DM_TIMING_COMP_GPIO7_ONLY
adi_dmdriver.h, 119	adi_dmdriver.h, 124
ADI_DM_DIGIMMIC_MASTER_SPI_ADDR	ADI_DM_TIMING_COMP_GPIO9_ONLY
adi dmhal.h, 151	adi_dmdriver.h, 125
ADI_DM_MAX_DATA_BYTES_PER_SPI_COMMAND	ADI_DM_YUV422_8B
adi_dmhal.h, 151	adi_dmdriver.h, 125
ADI_DM_MIPI_CLK_1000MHZ	adar690x_fw.h, 59
adi dmdriver.h, 120	
ADI_DM_MIPI_CLK_1200MHZ	ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN0, 74
adi_dmdriver.h, 120	ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN1,
ADI_DM_MIPI_CLK_650MHZ	74
adi_dmdriver.h, 120	ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN2,
ADI_DM_MIPI_CLK_800MHZ	74
adi_dmdriver.h, 120	ADI_ADAR690x_CFG_ADC_GAIN_RX_CHAN3,
ADI_DM_MIPI_CLK_80MHZ	74
adi_dmdriver.h, 120	ADI_ADAR690x_CFG_BASE, 74
ADI_DM_MIPI_CLK_NUM	ADI_ADAR690x_CFG_CASCADED, 74
adi_dmdriver.h, 120	ADI_ADAR690x_CFG_CHANNEL_SEL_TEST_↔
ADI_DM_NUM_DIGIMMIC	TONE, 75
adi_dmhal.h, 152	ADI_ADAR690x_CFG_CONFIG_BLOCK_CRC,
ADI_DM_NUM_SPI_SLAVES	75
adi_dmhal.h, 152	ADI_ADAR690x_CFG_CONFIG_BLOCK_LEN, 75
ADI_DM_OUTPUT_BITWIDTH_12	ADI_ADAR690x_CFG_CONTINUOUS_PA, 75
adi_dmdriver.h, 121	ADI_ADAR690x_CFG_CRC_GROUP_SELECT,
ADI_DM_OUTPUT_BITWIDTH_14	75
adi_dmdriver.h, 121	ADI_ADAR690x_CFG_CRC_SIGNATURE_SEL↔
ADI_DM_OUTPUT_BITWIDTH_16	ECT, 75
adi_dmdriver.h, 121	ADI ADAR690x CFG CRC USER AREA AD←
ADI_DM_RAW12	DR, 76
adi_dmdriver.h, 121	ADI_ADAR690x_CFG_CRC_USER_AREA_CO↔
ADI DM RAW14	UNT, 76
adi_dmdriver.h, 121	ADI ADAR690x CFG DMA OFFSETS SEL, 76
ADI_DM_RAW6	ADI_ADAR690x_CFG_HPF_FC_RX_CHAN0, 76
adi_dmdriver.h, 122	ADI_ADAR690x_CFG_HPF_FC_RX_CHAN1, 76
ADI DM RAW7	ADI_ADAR690x_CFG_HPF_FC_RX_CHAN2, 76
	ADI_ADAR690x_CFG_HPF_FC_RX_CHAN3, 77
adi_dmdriver.h, 122	
ADI_DM_RAW8	ADI_ADAR690x_CFG_HPF_GAIN_RX_CHAN0,
adi_dmdriver.h, 122	77
ADI_DM_REF_CLK_DIV_2	ADI_ADAR690x_CFG_HPF_GAIN_RX_CHAN1,

77	ADI_ADAR690x_CFG_VDDIO_MIN_VOLT, 84
ADI_ADAR690x_CFG_HPF_GAIN_RX_CHAN2,	ADI_ADAR690x_DMA_AREA_BASE, 84
77	ADI ADAR690x DMA AREA SIZE, 84
ADI_ADAR690x_CFG_HPF_GAIN_RX_CHAN3,	ADI ADAR690x DMA BASE POINTER, 84
77	ADI_ADAR690x_FW_ADC_PHASE_CAL, 84
ADI_ADAR690x_CFG_LOCHAIN_MST_SLV_S↔	ADI ADAR690x FW ADCPLL ALIGN, 84
YNC, 77	ADI_ADAR690x_FW_ADCPLL_CHK, 85
ADI_ADAR690x_CFG_MEAS_REL_GAIN_MIS⊷	ADI_ADARI636X_FW_ADCPLL_INIT, 85
MATCH_0, 78	
	ADI_ADAR690x_FW_ADCPLL_MUX_OUT, 85
ADI_ADAR690x_CFG_MEAS_REL_GAIN_MIS↔	ADI_ADAR690x_FW_AUXADC_DIAG_CHK, 85
MATCH_1, 78	ADI_ADAR690x_FW_BOOTPARSE, 85
ADI_ADAR690x_CFG_MEAS_REL_GAIN_MIS↔	ADI_ADAR690x_FW_CAL_READ, 85
MATCH_2, 78	ADI_ADAR690x_FW_CHIP_INIT, 86
ADI_ADAR690x_CFG_MEAS_REL_GAIN_MIS↔	ADI_ADAR690x_FW_CRC_CALC_CHK, 86
MATCH_3, 78	ADI_ADAR690x_FW_CRC_CHK, 86
ADI_ADAR690x_CFG_MEAS_REL_GAIN_MIS↔	ADI_ADAR690x_FW_EXT_TRIG_DIS, 86
MATCH_4, 78	ADI_ADAR690x_FW_EXT_TRIG_EN, 86
ADI_ADAR690x_CFG_MEAS_REL_GAIN_MIS↔	ADI_ADAR690x_FW_FLASH_ADC_CAL, 86
MATCH_5, 78	ADI_ADAR690x_FW_HPF_CAL_SINGLE_CHAN,
ADI_ADAR690x_CFG_OP_PWR_TX0, 79	87
ADI_ADAR690x_CFG_OP_PWR_TX1, 79	ADI_ADAR690x_FW_HPF_CAL, 87
ADI_ADAR690x_CFG_OP_PWR_TX2, 79	ADI_ADAR690x_FW_LOCHAIN_CAL, 87
ADI_ADAR690x_CFG_PAT_SEL_TEST_TONE,	ADI ADAR690x FW MEAS PWR DET CLR, 87
79	
	ADI_ADAR690x_FW_MEAS_PWR_DET_OFF, 87
ADI_ADAR690x_CFG_PGA_GAIN_RX_CHAN0,	ADI_ADAR690x_FW_MEAS_PWR_DET, 87
79	ADI_ADAR690x_FW_PGA_CAL, 88
ADI_ADAR690x_CFG_PGA_GAIN_RX_CHAN1,	ADI_ADAR690x_FW_POWER_MANAGE, 88
79	ADI_ADAR690x_FW_PWR_DET_FAULT_CHK,
ADI_ADAR690x_CFG_PGA_GAIN_RX_CHAN2,	88
80	ADI_ADAR690x_FW_PWR_SUP_CHK, 88
ADI_ADAR690x_CFG_PGA_GAIN_RX_CHAN3,	ADI_ADAR690x_FW_RAMP_TRIG, 88
80	ADI_ADAR690x_FW_RFPLL_BOW_CAL, 88
ADI_ADAR690x_CFG_POWER_DOWN_AUTO↔	ADI_ADAR690x_FW_RFPLL_CHK, 89
_US, 80	ADI ADAR690x FW RFPLL INIT, 89
ADI_ADAR690x_CFG_POWER_MANAGE, 80	ADI ADAR690x FW RFPLL LOCK, 89
ADI_ADAR690x_CFG_PWR_DET_MEAS, 80	ADI_ADAR690x_FW_RFPLL_MUX_OUT, 89
ADI_ADAR690x_CFG_PWR_SUP_CHK, 80	ADI_ADAR690x_FW_RFPLL_PERIOD_CHK, 89
ADI_ADAR690x_CFG_PWR_TX0, 81	ADI ADAR690x FW RFPLL RAMP SETUP, 89
ADI ADAR690x CFG PWR TX1, 81	ADI ADAR690x FW RMW, 90
ADI_ADAR690x_CFG_PWR_TX2, 81	:
	ADI_ADAR690x_FW_RX_BASEBAND_CHK, 90
ADI_ADAR690x_CFG_PWRDN_INTERRUPT, 81	ADI_ADAR690x_FW_RX_BASEBAND_LATEN ←
ADI_ADAR690x_CFG_RAMP_BW_MHZ, 81	T_CHK, 90
ADI_ADAR690x_CFG_RAMP_START_FREQ_←	ADI_ADAR690x_FW_RX_CHAIN_CHK, 90
HZ, 81	ADI_ADAR690x_FW_RX_FILTER_CHK, 90
ADI_ADAR690x_CFG_REF_FREQ_HZ, 82	ADI_ADAR690x_FW_RX_OVERFLOW_CHK, 90
ADI_ADAR690x_CFG_RFPLL_LOOP_BW_HZ, 82	ADI_ADAR690x_FW_RXGAIN_CAL, 91
ADI_ADAR690x_CFG_RFPLL_PERIOD_HIGH_←	ADI_ADAR690x_FW_TEMP_MEASURE, 91
LIM, 82	ADI_ADAR690x_FW_TX_ISOL_CHK, 91
ADI_ADAR690x_CFG_RFPLL_PERIOD_LOW_←	ADI_ADAR690x_FW_TX_LOAD_CHK, 91
LIM, 82	ADI ADAR690x FW TX PWR CHK, 91
ADI_ADAR690x_CFG_RX_CHAIN_CHK, 82	ADI ADAR690x FW TXPA ADJ, 91
ADI_ADAR690x_CFG_SPI_CMD, 82	ADI_ADAR690x_FW_TXPA_CAL, 92
ADI_ADAR690x_CFG_SYS_CAL_ENABLE, 83	ADI_ADAR690x_MAX_ADC_GAIN_RX_CHAN0,
ADI_ADAR690x_CFG_TIMING_COMP_EN, 83	92
ADI_ADAR690x_CFG_TX_LOAD_T0_TX0, 83	
	ADI_ADAR690x_MAX_ADC_GAIN_RX_CHAN1,
ADI_ADAR690x_CFG_TX_LOAD_T0_TX1, 83	92
ADI_ADAR690x_CFG_TX_LOAD_T0_TX2, 83	ADI_ADAR690x_MAX_ADC_GAIN_RX_CHAN2,
ADI ADAR690x CEG VDDIO MAX VOLT 83	92

ADI\_ADAR690x\_MAX\_ADC\_GAIN\_RX\_CHAN3, ADI\_ADAR690x\_MAX\_CASCADED, 92 ADI\_ADAR690x\_MAX\_CHANNEL\_SEL\_TEST\_← ADI ADAR690x MAX DMA OFFSETS SEL, 93 ADI ADAR690x MAX HPF FC RX CHANO, 93 ADI ADAR690x MAX HPF FC RX CHAN1, 93 ADI\_ADAR690x\_MAX\_HPF\_FC\_RX\_CHAN2, 93 ADI ADAR690x MAX HPF FC RX CHAN3, 93 ADI ADAR690x MAX HPF GAIN RX CHANO, ADI\_ADAR690x\_MAX\_HPF\_GAIN\_RX\_CHAN1, ADI\_ADAR690x\_MAX\_HPF\_GAIN\_RX\_CHAN2, ADI ADAR690x MAX HPF GAIN RX CHAN3, ADI\_ADAR690x\_MAX\_PAT\_SEL\_TEST\_TONE, ADI\_ADAR690x\_MAX\_PGA\_GAIN\_RX\_CHAN0, ADI\_ADAR690x\_MAX\_PGA\_GAIN\_RX\_CHAN1, ADI\_ADAR690x\_MAX\_PGA\_GAIN\_RX\_CHAN2, ADI ADAR690x MAX PGA GAIN RX CHAN3,  ${\tt ADI\_ADAR690x\_MAX\_POWER\_DOWN\_AUTO} \leftarrow$ US, 95 ADI ADAR690x MAX PWR TX0, 95 ADI\_ADAR690x\_MAX\_PWR\_TX1, 95 ADI\_ADAR690x\_MAX\_PWR\_TX2, 96 ADI ADAR690x MAX RAMP BW MHZ, 96 ADI\_ADAR690x\_MAX\_RAMP\_START\_FREQ\_ HZ, 96 ADI ADAR690x MAX REF FREQ HZ, 96 ADI\_ADAR690x\_MAX\_RFPLL\_LOOP\_BW\_HZ, ADI ADAR690x MAX SYS CAL ENABLE, 96 ADI\_ADAR690x\_MAX\_TIMING\_COMP\_EN, 97 ADI\_ADAR690x\_MIN\_ADC\_GAIN\_RX\_CHAN0, ADI\_ADAR690x\_MIN\_ADC\_GAIN\_RX\_CHAN1, ADI ADAR690x MIN ADC GAIN RX CHAN2, 97 ADI\_ADAR690x\_MIN\_ADC\_GAIN\_RX\_CHAN3, ADI ADAR690x MIN CASCADED, 97 ADI\_ADAR690x\_MIN\_CHANNEL\_SEL\_TEST\_← TONE, 98 ADI ADAR690x MIN DMA OFFSETS SEL, 98 ADI\_ADAR690x\_MIN\_HPF\_FC\_RX\_CHAN0, 98 ADI ADAR690x MIN HPF FC RX CHAN1, 98 ADI ADAR690x MIN HPF FC RX CHAN2, 98 ADI\_ADAR690x\_MIN\_HPF\_FC\_RX\_CHAN3, 98 ADI\_ADAR690x\_MIN\_HPF\_GAIN\_RX\_CHAN0,

ADI\_ADAR690x\_MIN\_HPF\_GAIN\_RX\_CHAN1, ADI\_ADAR690x\_MIN\_HPF\_GAIN\_RX\_CHAN2, ADI\_ADAR690x\_MIN\_HPF\_GAIN\_RX\_CHAN3, ADI ADAR690x MIN PAT SEL TEST TONE, ADI\_ADAR690x\_MIN\_PGA\_GAIN\_RX\_CHAN0, ADI\_ADAR690x\_MIN\_PGA\_GAIN\_RX\_CHAN1, 100 ADI\_ADAR690x\_MIN\_PGA\_GAIN\_RX\_CHAN2, 100 ADI\_ADAR690x\_MIN\_PGA\_GAIN\_RX\_CHAN3, ADI ADAR690x MIN POWER DOWN AUTO ← US, 100 ADI\_ADAR690x\_MIN\_PWR\_TX0, 100 ADI ADAR690x MIN PWR TX1, 100 ADI\_ADAR690x\_MIN\_PWR\_TX2, 101 ADI\_ADAR690x\_MIN\_RAMP\_BW\_MHZ, 101 ADI ADAR690x MIN RAMP START FREQ HZ, ADI ADAR690x MIN REF FREQ HZ, 101 ADI ADAR690x MIN RFPLL LOOP BW HZ, 101 ADI\_ADAR690x\_MIN\_SYS\_CAL\_ENABLE, 101 ADI ADAR690x MIN TIMING COMP EN, 102 ADI\_ADAR690x\_OFF\_FW\_DCCM\_LOAD\_ADDR, 102 ADI\_ADAR690x\_OFF\_FW\_ICCM\_LOAD\_ADDR, 102 ADI\_ADAR690x\_OFF\_FW\_VERSION, 102 ADI ADAR690x STS ADCPLL FREQ HZ, 102 ADI\_ADAR690x\_STS\_AVDD\_09P\_PWR\_SUP\_ **VOLT, 102** ADI\_ADAR690x\_STS\_AVDD\_1P8\_PWR\_SUP\_← **VOLT, 103** ADI\_ADAR690x\_STS\_BASE, 103 ADI ADAR690x STS COMPUTED CRC GRO← UP0, 103 ADI\_ADAR690x\_STS\_COMPUTED\_CRC\_GRO← UP1, 103 ADI\_ADAR690x\_STS\_COMPUTED\_CRC\_GRO← UP10, 103 ADI\_ADAR690x\_STS\_COMPUTED\_CRC\_GRO← UP11, 103  ${\tt ADI\_ADAR690x\_STS\_COMPUTED\_CRC\_GRO} \leftarrow$ UP12, 104 ADI ADAR690x STS COMPUTED CRC GRO← UP13, 104 ADI\_ADAR690x\_STS\_COMPUTED\_CRC\_GRO← UP14, 104 ADI\_ADAR690x\_STS\_COMPUTED\_CRC\_GRO← UP15, 104 ADI\_ADAR690x\_STS\_COMPUTED\_CRC\_GRO←

UP16, 104	adi_dmdriver.h, 128
ADI_ADAR690x_STS_COMPUTED_CRC_GRO↔	adi_dm_BlockCallFW
UP2, 104	adi_dmdriver.h, 128
ADI_ADAR690x_STS_COMPUTED_CRC_GRO	adi dm BlockRead
UP3, 105	adi_dmdriver.h, 129
ADI_ADAR690x_STS_COMPUTED_CRC_GRO	adi_dm_BlockWrite
UP4, 105	adi_dmdriver.h, 129
ADI_ADAR690x_STS_COMPUTED_CRC_GRO	adi_dm_BuiltinMimoSetup
UP5, 105	adi_dmdriver.h, 130
ADI_ADAR690x_STS_COMPUTED_CRC_GRO	adi_dm_BurstProfileSetup
UP6, 105	adi_dmdriver.h, 130
ADI_ADAR690x_STS_COMPUTED_CRC_GRO	adi_dm_CalcPwrDetCfg
UP7, 105	adi_dmdriver.h, 131
ADI_ADAR690x_STS_COMPUTED_CRC_GRO	adi_dm_CalcRamp
UP8, 105	adi_dmdriver.h, 131
ADI_ADAR690x_STS_COMPUTED_CRC_GRO	adi_dm_CalcRfpllPeriod
UP9, 106	adi_dmdriver.h, 132
ADI_ADAR690x_STS_CRC_FAIL, 106	adi_dm_CallFW2
ADI_ADAR690x_STS_CRC_PASS, 106	adi_dmdriver.h, 133
ADI_ADAR690x_STS_DMA_OFFSETS_LUT, 106	adi dm CallFW
ADI_ADAR690x_STS_DVDD_09P_PWR_SUP_	adi dmdriver.h, 132
VOLT, 106	adi_dm_ClearLvdsTestPattern
ADI_ADAR690x_STS_LOCHAIN_TEMP, 106	adi dmdriver.h, 133
ADI_ADAR690x_STS_OP_PWR_TX0, 107	adi dm Crc32ADI
ADI_ADAR690x_STS_OP_PWR_TX1, 107	adi_dmdriver.h, 133
ADI_ADAR690x_STS_OP_PWR_TX2, 107	adi_dm_DelayNS
ADI_ADAR690x_STS_RFPLL_FREQ_HZ, 107	adi_dmhal.h, 152
ADI_ADAR690x_STS_RX0_TEMP, 107	adi_dm_DmaRampSetup
ADI_ADAR690x_STS_RX1_TEMP, 107	adi_dmdriver.h, 134
ADI_ADAR690x_STS_RX2_TEMP, 108	adi_dm_InitSPIConnection
ADI_ADAR690x_STS_RX3_TEMP, 108	adi_dmhal.h, 152
ADI_ADAR690x_STS_RX_SIGCHAIN_MISMAT↔	adi_dm_LockConfig
CH_0, 108	adi dmdriver.h, 134
ADI ADAR690x STS RX SIGCHAIN MISMAT↔	adi_dm_Log
CH_1, 108	adi_dmhal.h, 153
ADI_ADAR690x_STS_RX_SIGCHAIN_MISMAT↔	adi_dm_LvdsSetup
CH_2, 108	adi_dmdriver.h, 135
ADI_ADAR690x_STS_RX_SIGCHAIN_MISMAT	adi_dm_ManualSleep
CH_3, 108	adi_dmdriver.h, 135
ADI_ADAR690x_STS_RX_SIGCHAIN_MISMAT	adi_dm_ManualWake
CH_4, 109	adi_dmdriver.h, 135
ADI_ADAR690x_STS_RX_SIGCHAIN_MISMAT	adi dm MaskFaults
CH_5, 109	adi_dmdriver.h, 135
ADI ADAR690x STS TX0 TEMP, 109	adi_dm_MipiSetup
ADI_ADAR690x_STS_TX1_TEMP, 109	adi_dmdriver.h, 136
ADI_ADAR690x_STS_TX2_TEMP, 109	adi_dm_PeriodicCalibration
ADI_ADAR690x_STS_TX_LOAD_T0_TX0, 109	adi_dmdriver.h, 136
ADI_ADAR690x_STS_TX_LOAD_T0_TX1, 110	adi_dm_PinMux
ADI_ADAR690x_STS_TX_LOAD_T0_TX2, 110	adi_dmdriver.h, 137
ADI_ADAR690x_STS_VDD_DCO_PWR_SUP_	adi_dm_PowerDetectorMeasTask
VOLT, 110	adi_dmdriver.h, 137
ADI_ADAR690x_STS_VDDIO_1P8_PWR_SUP	adi_dm_PowerDown
_VOLT, 110	adi_dmdriver.h, 138
ADI_ADAR690x_STS_VDDIO_PWR_SUP_VOLT,	adi_dm_PowerDownSupplies
110	adi_dmhal.h, 153
adc_gain	adi_dm_PowerUp
adi_dm_afe_setup_t, 19	adi_dmdriver.h, 138
adi_dm_AfeSetup_t; 10	adi_dm_PowerUpSupplies
	~~a ono opouppilos

adi_dmhal.h, 153	adi_dmhal.h, 156
adi_dm_PwndnInterrupt	adi_dm_WriteRfpllPeriod
adi_dmdriver.h, 138	adi_dmdriver.h, 148
adi_dm_RMW	adi_dm_WriteSPI
adi_dmdriver.h, 142	adi_dmhal.h, 156
adi_dm_Read	adi_dm_WriteSysCalRx
adi_dmdriver.h, 138	adi_dmdriver.h, 148
adi_dm_ReadF32	adi_dm_WriteSysCalTx
adi_dmdriver.h, 139	adi_dmdriver.h, 149
adi_dm_ReadF64	adi_dm_WriteU64
adi_dmdriver.h, 139	adi_dmdriver.h, 149
adi_dm_ReadSPI	adi_dm_active_digimmics
adi_dmhal.h, 154	adi_dmdriver.h, 150
adi_dm_ReadSysCalRx	adi_dm_actual_ramp_shape_t, 15
adi_dmdriver.h, 140	afe_freq_Mhz, 16
adi_dm_ReadSysCalTx	afe_start_off_time_us, 16
adi_dmdriver.h, 140	delay0_time_us, 16
adi_dm_ReadU64	delay1_time_us, 16
adi_dmdriver.h, 141	delay2_time_us, 17
adi_dm_ReleaseGPIO	filter_valid_delay_time_us, 17
adi dmhal.h, 154	pga shunt en, 17
adi_dm_ResetSPIConnection	pga shunt start del us, 17
adi_dmhal.h, 155	pga_shunt_stop_del_us, 17
adi_dm_RfpllLock	ramp_bw_Mhz, 17
adi dmdriver.h, 141	sample_rate_Mhz, 18
adi_dm_RfpllReconfig	sample_start_time_us, 18
adi dmdriver.h, 142	sample_time_us, 18
adi dm SPI	slope0_time_us, 18
aal_ani_or i	. — —
adi dmhal h 155	slone1 time us 18
adi_dmhal.h, 155	slope1_time_us, 18 adi_dm_afe_setup_t_19
adi_dm_SelectBurstProfile	adi_dm_afe_setup_t, 19
adi_dm_SelectBurstProfile adi_dmdriver.h, 143	adi_dm_afe_setup_t, 19 adc_gain, 19
adi_dm_SelectBurstProfile adi_dmdriver.h, 143 adi_dm_SetLvdsTestPattern	adi_dm_afe_setup_t, 19 adc_gain, 19 rx_channels, 19
adi_dm_SelectBurstProfile     adi_dmdriver.h, 143 adi_dm_SetLvdsTestPattern     adi_dmdriver.h, 143	adi_dm_afe_setup_t, 19 adc_gain, 19 rx_channels, 19 adi_dm_builtin_mimo_setup_t, 20
adi_dm_SelectBurstProfile     adi_dmdriver.h, 143 adi_dm_SetLvdsTestPattern     adi_dmdriver.h, 143 adi_dm_SetSysCal	adi_dm_afe_setup_t, 19 adc_gain, 19 rx_channels, 19 adi_dm_builtin_mimo_setup_t, 20 mimo_seq_len, 20
adi_dm_SelectBurstProfile     adi_dmdriver.h, 143 adi_dm_SetLvdsTestPattern     adi_dmdriver.h, 143 adi_dm_SetSysCal     adi_dmdriver.h, 143	adi_dm_afe_setup_t, 19 adc_gain, 19 rx_channels, 19 adi_dm_builtin_mimo_setup_t, 20 mimo_seq_len, 20 mimo_seq_val, 21
adi_dm_SelectBurstProfile     adi_dmdriver.h, 143 adi_dm_SetLvdsTestPattern     adi_dmdriver.h, 143 adi_dm_SetSysCal     adi_dmdriver.h, 143 adi_dm_Tasklist	adi_dm_afe_setup_t, 19 adc_gain, 19 rx_channels, 19 adi_dm_builtin_mimo_setup_t, 20 mimo_seq_len, 20 mimo_seq_val, 21 ramp_config, 21
adi_dm_SelectBurstProfile     adi_dmdriver.h, 143 adi_dm_SetLvdsTestPattern     adi_dmdriver.h, 143 adi_dm_SetSysCal     adi_dmdriver.h, 143 adi_dm_Tasklist     adi_dmdriver.h, 144	adi_dm_afe_setup_t, 19 adc_gain, 19 rx_channels, 19 adi_dm_builtin_mimo_setup_t, 20 mimo_seq_len, 20 mimo_seq_val, 21 ramp_config, 21 ramp_profile, 21
adi_dm_SelectBurstProfile     adi_dmdriver.h, 143 adi_dm_SetLvdsTestPattern     adi_dmdriver.h, 143 adi_dm_SetSysCal     adi_dmdriver.h, 143 adi_dm_Tasklist     adi_dmdriver.h, 144 adi_dm_TasklistNoBlock	adi_dm_afe_setup_t, 19 adc_gain, 19 rx_channels, 19 adi_dm_builtin_mimo_setup_t, 20 mimo_seq_len, 20 mimo_seq_val, 21 ramp_config, 21 ramp_profile, 21 adi_dm_burst_profile_t, 21
adi_dm_SelectBurstProfile     adi_dmdriver.h, 143 adi_dm_SetLvdsTestPattern     adi_dmdriver.h, 143 adi_dm_SetSysCal     adi_dmdriver.h, 143 adi_dm_Tasklist     adi_dmdriver.h, 144 adi_dm_TasklistNoBlock     adi_dmdriver.h, 144	adi_dm_afe_setup_t, 19 adc_gain, 19 rx_channels, 19 adi_dm_builtin_mimo_setup_t, 20 mimo_seq_len, 20 mimo_seq_val, 21 ramp_config, 21 ramp_profile, 21 adi_dm_burst_profile_t, 21 num_ramps_in_seq, 22
adi_dm_SelectBurstProfile     adi_dmdriver.h, 143 adi_dm_SetLvdsTestPattern     adi_dmdriver.h, 143 adi_dm_SetSysCal     adi_dmdriver.h, 143 adi_dm_Tasklist     adi_dmdriver.h, 144 adi_dm_TasklistNoBlock     adi_dmdriver.h, 144 adi_dm_TasklistPoolSetup	adi_dm_afe_setup_t, 19 adc_gain, 19 rx_channels, 19 adi_dm_builtin_mimo_setup_t, 20 mimo_seq_len, 20 mimo_seq_val, 21 ramp_config, 21 ramp_profile, 21 adi_dm_burst_profile_t, 21 num_ramps_in_seq, 22 num_seq_in_burst, 22
adi_dm_SelectBurstProfile     adi_dmdriver.h, 143 adi_dm_SetLvdsTestPattern     adi_dmdriver.h, 143 adi_dm_SetSysCal     adi_dmdriver.h, 143 adi_dm_Tasklist     adi_dmdriver.h, 144 adi_dm_TasklistNoBlock     adi_dmdriver.h, 144 adi_dm_TasklistPoolSetup     adi_dmdriver.h, 145	adi_dm_afe_setup_t, 19 adc_gain, 19 rx_channels, 19 adi_dm_builtin_mimo_setup_t, 20 mimo_seq_len, 20 mimo_seq_val, 21 ramp_config, 21 ramp_profile, 21 adi_dm_burst_profile_t, 21 num_ramps_in_seq, 22 num_seq_in_burst, 22 ramp_profile, 22
adi_dm_SelectBurstProfile     adi_dmdriver.h, 143 adi_dm_SetLvdsTestPattern     adi_dmdriver.h, 143 adi_dm_SetSysCal     adi_dmdriver.h, 143 adi_dm_Tasklist     adi_dmdriver.h, 144 adi_dm_TasklistNoBlock     adi_dmdriver.h, 144 adi_dm_TasklistPoolSetup     adi_dmdriver.h, 145 adi_dm_TemperatureGet	adi_dm_afe_setup_t, 19 adc_gain, 19 rx_channels, 19 adi_dm_builtin_mimo_setup_t, 20 mimo_seq_len, 20 mimo_seq_val, 21 ramp_config, 21 ramp_profile, 21 adi_dm_burst_profile_t, 21 num_ramps_in_seq, 22 num_seq_in_burst, 22 ramp_profile, 22 tx_overlay, 22
adi_dm_SelectBurstProfile     adi_dmdriver.h, 143 adi_dm_SetLvdsTestPattern     adi_dmdriver.h, 143 adi_dm_SetSysCal     adi_dmdriver.h, 143 adi_dm_Tasklist     adi_dmdriver.h, 144 adi_dm_TasklistNoBlock     adi_dmdriver.h, 144 adi_dm_TasklistPoolSetup     adi_dmdriver.h, 145 adi_dm_TemperatureGet     adi_dmdriver.h, 145	adi_dm_afe_setup_t, 19 adc_gain, 19 rx_channels, 19 adi_dm_builtin_mimo_setup_t, 20 mimo_seq_len, 20 mimo_seq_val, 21 ramp_config, 21 ramp_profile, 21 adi_dm_burst_profile_t, 21 num_ramps_in_seq, 22 num_seq_in_burst, 22 ramp_profile, 22 tx_overlay, 22 tx_overlay_len, 22
adi_dm_SelectBurstProfile     adi_dmdriver.h, 143 adi_dm_SetLvdsTestPattern     adi_dmdriver.h, 143 adi_dm_SetSysCal     adi_dmdriver.h, 143 adi_dm_Tasklist     adi_dmdriver.h, 144 adi_dm_TasklistNoBlock     adi_dmdriver.h, 144 adi_dm_TasklistPoolSetup     adi_dmdriver.h, 145 adi_dm_TemperatureGet     adi_dmdriver.h, 145 adi_dm_Trigger	adi_dm_afe_setup_t, 19 adc_gain, 19 rx_channels, 19 adi_dm_builtin_mimo_setup_t, 20 mimo_seq_len, 20 mimo_seq_val, 21 ramp_config, 21 ramp_profile, 21 adi_dm_burst_profile_t, 21 num_ramps_in_seq, 22 num_seq_in_burst, 22 ramp_profile, 22 tx_overlay, 22 tx_overlay_len, 22 adi_dm_calc_rfpll_period_t, 23
adi_dm_SelectBurstProfile     adi_dmdriver.h, 143 adi_dm_SetLvdsTestPattern     adi_dmdriver.h, 143 adi_dm_SetSysCal     adi_dmdriver.h, 143 adi_dm_Tasklist     adi_dmdriver.h, 144 adi_dm_TasklistNoBlock     adi_dmdriver.h, 144 adi_dm_TasklistPoolSetup     adi_dmdriver.h, 145 adi_dm_TemperatureGet     adi_dmdriver.h, 145 adi_dm_Trigger     adi_dmdriver.h, 146	adi_dm_afe_setup_t, 19 adc_gain, 19 rx_channels, 19 adi_dm_builtin_mimo_setup_t, 20 mimo_seq_len, 20 mimo_seq_val, 21 ramp_config, 21 ramp_profile, 21 adi_dm_burst_profile_t, 21 num_ramps_in_seq, 22 num_seq_in_burst, 22 ramp_profile, 22 tx_overlay, 22 tx_overlay_len, 22 adi_dm_calc_rfpll_period_t, 23 burst_profile, 23
adi_dm_SelectBurstProfile     adi_dmdriver.h, 143 adi_dm_SetLvdsTestPattern     adi_dmdriver.h, 143 adi_dm_SetSysCal     adi_dmdriver.h, 143 adi_dm_Tasklist     adi_dmdriver.h, 144 adi_dm_TasklistNoBlock     adi_dmdriver.h, 144 adi_dm_TasklistPoolSetup     adi_dmdriver.h, 145 adi_dm_TemperatureGet     adi_dmdriver.h, 145 adi_dm_Trigger     adi_dmdriver.h, 146 adi_dm_TxSetup	adi_dm_afe_setup_t, 19 adc_gain, 19 rx_channels, 19 adi_dm_builtin_mimo_setup_t, 20 mimo_seq_len, 20 mimo_seq_val, 21 ramp_config, 21 ramp_profile, 21 adi_dm_burst_profile_t, 21 num_ramps_in_seq, 22 num_seq_in_burst, 22 ramp_profile, 22 tx_overlay, 22 tx_overlay_len, 22 adi_dm_calc_rfpll_period_t, 23 burst_profile, 23 ramp_start_freq_hz, 23
adi_dm_SelectBurstProfile     adi_dmdriver.h, 143 adi_dm_SetLvdsTestPattern     adi_dmdriver.h, 143 adi_dm_SetSysCal     adi_dmdriver.h, 143 adi_dm_Tasklist     adi_dmdriver.h, 144 adi_dm_TasklistNoBlock     adi_dmdriver.h, 144 adi_dm_TasklistPoolSetup     adi_dmdriver.h, 145 adi_dm_TemperatureGet     adi_dmdriver.h, 145 adi_dm_Trigger     adi_dmdriver.h, 146 adi_dm_TxSetup     adi_dmdriver.h, 146	adi_dm_afe_setup_t, 19 adc_gain, 19 rx_channels, 19 adi_dm_builtin_mimo_setup_t, 20 mimo_seq_len, 20 mimo_seq_val, 21 ramp_config, 21 ramp_profile, 21 adi_dm_burst_profile_t, 21 num_ramps_in_seq, 22 num_seq_in_burst, 22 ramp_profile, 22 tx_overlay, 22 tx_overlay_len, 22 adi_dm_calc_rfpll_period_t, 23 burst_profile, 23 ramp_start_freq_hz, 23 adi_dm_clkoutctrl_t
adi_dm_SelectBurstProfile     adi_dmdriver.h, 143  adi_dm_SetLvdsTestPattern     adi_dmdriver.h, 143  adi_dm_SetSysCal     adi_dmdriver.h, 143  adi_dm_Tasklist     adi_dmdriver.h, 144  adi_dm_TasklistNoBlock     adi_dmdriver.h, 144  adi_dm_TasklistPoolSetup     adi_dmdriver.h, 145  adi_dm_TemperatureGet     adi_dmdriver.h, 145  adi_dm_Trigger     adi_dmdriver.h, 146  adi_dm_TxSetup     adi_dmdriver.h, 146  adi_dm_UnlockConfig	adi_dm_afe_setup_t, 19 adc_gain, 19 rx_channels, 19 adi_dm_builtin_mimo_setup_t, 20 mimo_seq_len, 20 mimo_seq_val, 21 ramp_config, 21 ramp_profile, 21 adi_dm_burst_profile_t, 21 num_ramps_in_seq, 22 num_seq_in_burst, 22 ramp_profile, 22 tx_overlay, 22 tx_overlay_len, 22 adi_dm_calc_rfpll_period_t, 23 burst_profile, 23 ramp_start_freq_hz, 23 adi_dm_clkoutctrl_t adi_dmdriver.h, 125
adi_dm_SelectBurstProfile     adi_dmdriver.h, 143  adi_dm_SetLvdsTestPattern     adi_dmdriver.h, 143  adi_dm_SetSysCal     adi_dmdriver.h, 143  adi_dm_Tasklist     adi_dmdriver.h, 144  adi_dm_TasklistNoBlock     adi_dmdriver.h, 144  adi_dm_TasklistPoolSetup     adi_dmdriver.h, 145  adi_dm_TemperatureGet     adi_dmdriver.h, 145  adi_dm_Trigger     adi_dmdriver.h, 146  adi_dm_TxSetup     adi_dmdriver.h, 146  adi_dm_UnlockConfig     adi_dmdriver.h, 146	adi_dm_afe_setup_t, 19 adc_gain, 19 rx_channels, 19 adi_dm_builtin_mimo_setup_t, 20 mimo_seq_len, 20 mimo_seq_val, 21 ramp_config, 21 ramp_profile, 21 adi_dm_burst_profile_t, 21 num_ramps_in_seq, 22 num_seq_in_burst, 22 ramp_profile, 22 tx_overlay, 22 tx_overlay_len, 22 adi_dm_calc_rfpll_period_t, 23 burst_profile, 23 ramp_start_freq_hz, 23 adi_dm_clkoutctrl_t adi_dmdriver.h, 125 adi_dm_dma_ramp_setup_t, 24
adi_dm_SelectBurstProfile     adi_dmdriver.h, 143 adi_dm_SetLvdsTestPattern     adi_dmdriver.h, 143 adi_dm_SetSysCal     adi_dmdriver.h, 143 adi_dm_Tasklist     adi_dmdriver.h, 144 adi_dm_TasklistNoBlock     adi_dmdriver.h, 144 adi_dm_TasklistPoolSetup     adi_dmdriver.h, 145 adi_dm_TemperatureGet     adi_dmdriver.h, 145 adi_dm_Trigger     adi_dmdriver.h, 146 adi_dm_TxSetup     adi_dmdriver.h, 146 adi_dm_UnlockConfig     adi_dm_WaitGPIO	adi_dm_afe_setup_t, 19 adc_gain, 19 rx_channels, 19 adi_dm_builtin_mimo_setup_t, 20 mimo_seq_len, 20 mimo_seq_val, 21 ramp_config, 21 ramp_profile, 21 adi_dm_burst_profile_t, 21 num_ramps_in_seq, 22 num_seq_in_burst, 22 ramp_profile, 22 tx_overlay, 22 tx_overlay_len, 22 adi_dm_calc_rfpll_period_t, 23 burst_profile, 23 ramp_start_freq_hz, 23 adi_dm_clkoutctrl_t adi_dmdriver.h, 125 adi_dm_dma_ramp_setup_t, 24 bpid, 24
adi_dm_SelectBurstProfile     adi_dmdriver.h, 143 adi_dm_SetLvdsTestPattern     adi_dmdriver.h, 143 adi_dm_SetSysCal     adi_dmdriver.h, 144 adi_dm_Tasklist     adi_dmdriver.h, 144 adi_dm_TasklistNoBlock     adi_dmdriver.h, 144 adi_dm_TasklistPoolSetup     adi_dmdriver.h, 145 adi_dm_TemperatureGet     adi_dmdriver.h, 145 adi_dm_Trigger     adi_dmdriver.h, 146 adi_dm_TxSetup     adi_dmdriver.h, 146 adi_dm_UnlockConfig     adi_dmdriver.h, 146 adi_dm_WaitGPIO     adi_dmhal.h, 155	adi_dm_afe_setup_t, 19 adc_gain, 19 rx_channels, 19 adi_dm_builtin_mimo_setup_t, 20 mimo_seq_len, 20 mimo_seq_val, 21 ramp_config, 21 ramp_profile, 21 adi_dm_burst_profile_t, 21 num_ramps_in_seq, 22 num_seq_in_burst, 22 ramp_profile, 22 tx_overlay, 22 tx_overlay_len, 22 adi_dm_calc_rfpll_period_t, 23 burst_profile, 23 ramp_start_freq_hz, 23 adi_dm_clkoutctrl_t adi_dmdriver.h, 125 adi_dm_dma_ramp_setup_t, 24 bpid, 24 ramp_config, 24
adi_dm_SelectBurstProfile     adi_dmdriver.h, 143  adi_dm_SetLvdsTestPattern     adi_dmdriver.h, 143  adi_dm_SetSysCal     adi_dmdriver.h, 144  adi_dm_Tasklist     adi_dmdriver.h, 144  adi_dm_TasklistNoBlock     adi_dmdriver.h, 144  adi_dm_TasklistPoolSetup     adi_dmdriver.h, 145  adi_dm_TemperatureGet     adi_dmdriver.h, 145  adi_dm_Trigger     adi_dmdriver.h, 146  adi_dm_TxSetup     adi_dmdriver.h, 146  adi_dm_UnlockConfig     adi_dmdriver.h, 146  adi_dm_WaitGPIO     adi_dm_Write	adi_dm_afe_setup_t, 19 adc_gain, 19 rx_channels, 19 adi_dm_builtin_mimo_setup_t, 20 mimo_seq_len, 20 mimo_seq_val, 21 ramp_config, 21 ramp_profile, 21 adi_dm_burst_profile_t, 21 num_ramps_in_seq, 22 num_seq_in_burst, 22 ramp_profile, 22 tx_overlay, 22 tx_overlay_len, 22 adi_dm_calc_rfpll_period_t, 23 burst_profile, 23 ramp_start_freq_hz, 23 adi_dm_clkoutctrl_t adi_dmdriver.h, 125 adi_dm_dma_ramp_setup_t, 24 bpid, 24 ramp_config, 24 adi_dm_err_t
adi_dm_SelectBurstProfile     adi_dmdriver.h, 143  adi_dm_SetLvdsTestPattern     adi_dmdriver.h, 143  adi_dm_SetSysCal     adi_dmdriver.h, 144  adi_dm_Tasklist     adi_dmdriver.h, 144  adi_dm_TasklistNoBlock     adi_dmdriver.h, 144  adi_dm_TasklistPoolSetup     adi_dmdriver.h, 145  adi_dm_TemperatureGet     adi_dmdriver.h, 145  adi_dm_Trigger     adi_dmdriver.h, 146  adi_dm_TxSetup     adi_dmdriver.h, 146  adi_dm_UnlockConfig     adi_dmdriver.h, 146  adi_dm_WaitGPIO     adi_dmhal.h, 155  adi_dm_Write     adi_dmdriver.h, 147	adi_dm_afe_setup_t, 19 adc_gain, 19 rx_channels, 19 adi_dm_builtin_mimo_setup_t, 20 mimo_seq_len, 20 mimo_seq_val, 21 ramp_config, 21 ramp_profile, 21 adi_dm_burst_profile_t, 21 num_ramps_in_seq, 22 num_seq_in_burst, 22 ramp_profile, 22 tx_overlay, 22 tx_overlay_len, 22 adi_dm_calc_rfpll_period_t, 23 burst_profile, 23 ramp_start_freq_hz, 23 adi_dm_clkoutctrl_t adi_dmdriver.h, 125 adi_dm_dma_ramp_setup_t, 24 bpid, 24 ramp_config, 24 adi_dm_err_t adi_dmdriver.h, 127
adi_dm_SelectBurstProfile     adi_dmdriver.h, 143  adi_dm_SetLvdsTestPattern     adi_dmdriver.h, 143  adi_dm_SetSysCal     adi_dmdriver.h, 144  adi_dm_Tasklist     adi_dmdriver.h, 144  adi_dm_TasklistNoBlock     adi_dmdriver.h, 144  adi_dm_TasklistPoolSetup     adi_dmdriver.h, 145  adi_dm_TemperatureGet     adi_dmdriver.h, 145  adi_dm_Trigger     adi_dmdriver.h, 146  adi_dm_TxSetup     adi_dmdriver.h, 146  adi_dm_UnlockConfig     adi_dmdriver.h, 146  adi_dm_WaitGPIO     adi_dmhal.h, 155  adi_dm_Write     adi_dmdriver.h, 147  adi_dm_WriteF32	adi_dm_afe_setup_t, 19 adc_gain, 19 rx_channels, 19 adi_dm_builtin_mimo_setup_t, 20 mimo_seq_len, 20 mimo_seq_val, 21 ramp_config, 21 ramp_profile, 21 adi_dm_burst_profile_t, 21 num_ramps_in_seq, 22 num_seq_in_burst, 22 ramp_profile, 22 tx_overlay, 22 tx_overlay_len, 22 adi_dm_calc_rfpll_period_t, 23 burst_profile, 23 ramp_start_freq_hz, 23 adi_dm_clkoutctrl_t adi_dmdriver.h, 125 adi_dm_dma_ramp_setup_t, 24 bpid, 24 ramp_config, 24 adi_dm_err_t adi_dmdriver.h, 127 adi_dm_lvds_clk_t
adi_dm_SelectBurstProfile     adi_dmdriver.h, 143 adi_dm_SetLvdsTestPattern     adi_dmdriver.h, 143 adi_dm_SetSysCal     adi_dmdriver.h, 144 adi_dm_Tasklist     adi_dmdriver.h, 144 adi_dm_TasklistNoBlock     adi_dmdriver.h, 144 adi_dm_TasklistPoolSetup     adi_dmdriver.h, 145 adi_dm_TemperatureGet     adi_dmdriver.h, 145 adi_dm_Trigger     adi_dmdriver.h, 146 adi_dm_TxSetup     adi_dmdriver.h, 146 adi_dm_UnlockConfig     adi_dmdriver.h, 146 adi_dm_WaitGPIO     adi_dmhal.h, 155 adi_dm_Write     adi_dmdriver.h, 147 adi_dm_WriteF32     adi_dmdriver.h, 147	adi_dm_afe_setup_t, 19 adc_gain, 19 rx_channels, 19 adi_dm_builtin_mimo_setup_t, 20 mimo_seq_len, 20 mimo_seq_val, 21 ramp_config, 21 ramp_profile, 21 adi_dm_burst_profile_t, 21 num_ramps_in_seq, 22 num_seq_in_burst, 22 ramp_profile, 22 tx_overlay, 22 tx_overlay_len, 22 adi_dm_calc_rfpll_period_t, 23 burst_profile, 23 ramp_start_freq_hz, 23 adi_dm_clkoutctrl_t adi_dmdriver.h, 125 adi_dm_dma_ramp_setup_t, 24 bpid, 24 ramp_config, 24 adi_dm_err_t adi_dmdriver.h, 127
adi_dm_SelectBurstProfile     adi_dmdriver.h, 143 adi_dm_SetLvdsTestPattern     adi_dmdriver.h, 143 adi_dm_SetSysCal     adi_dmdriver.h, 143 adi_dm_Tasklist     adi_dmdriver.h, 144 adi_dm_TasklistNoBlock     adi_dmdriver.h, 144 adi_dm_TasklistPoolSetup     adi_dmdriver.h, 145 adi_dm_TemperatureGet     adi_dmdriver.h, 145 adi_dm_Trigger     adi_dmdriver.h, 146 adi_dm_TxSetup     adi_dmdriver.h, 146 adi_dm_UnlockConfig     adi_dmdriver.h, 146 adi_dm_WaitGPIO     adi_dmhal.h, 155 adi_dm_Write     adi_dmdriver.h, 147 adi_dm_WriteF32     adi_dmdriver.h, 147 adi_dm_WriteF64	adi_dm_afe_setup_t, 19 adc_gain, 19 rx_channels, 19 adi_dm_builtin_mimo_setup_t, 20 mimo_seq_len, 20 mimo_seq_val, 21 ramp_config, 21 ramp_profile, 21 adi_dm_burst_profile_t, 21 num_ramps_in_seq, 22 num_seq_in_burst, 22 ramp_profile, 22 tx_overlay, 22 tx_overlay_len, 22 adi_dm_calc_rfpll_period_t, 23 burst_profile, 23 ramp_start_freq_hz, 23 adi_dm_clkoutctrl_t adi_dmdriver.h, 125 adi_dm_dma_ramp_setup_t, 24 bpid, 24 ramp_config, 24 adi_dm_err_t adi_dmdriver.h, 127 adi_dm_lvds_clk_t
adi_dm_SelectBurstProfile     adi_dmdriver.h, 143 adi_dm_SetLvdsTestPattern     adi_dmdriver.h, 143 adi_dm_SetSysCal     adi_dmdriver.h, 144 adi_dm_Tasklist     adi_dmdriver.h, 144 adi_dm_TasklistNoBlock     adi_dmdriver.h, 144 adi_dm_TasklistPoolSetup     adi_dmdriver.h, 145 adi_dm_TemperatureGet     adi_dmdriver.h, 145 adi_dm_Trigger     adi_dmdriver.h, 146 adi_dm_TxSetup     adi_dmdriver.h, 146 adi_dm_UnlockConfig     adi_dmdriver.h, 146 adi_dm_WaitGPIO     adi_dmhal.h, 155 adi_dm_Write     adi_dmdriver.h, 147 adi_dm_WriteF32     adi_dmdriver.h, 147	adi_dm_afe_setup_t, 19 adc_gain, 19 rx_channels, 19 adi_dm_builtin_mimo_setup_t, 20 mimo_seq_len, 20 mimo_seq_val, 21 ramp_config, 21 ramp_profile, 21 adi_dm_burst_profile_t, 21 num_ramps_in_seq, 22 num_seq_in_burst, 22 ramp_profile, 22 tx_overlay, 22 tx_overlay_len, 22 adi_dm_calc_rfpll_period_t, 23 burst_profile, 23 ramp_start_freq_hz, 23 adi_dm_clkoutctrl_t adi_dmdriver.h, 125 adi_dm_dma_ramp_setup_t, 24 bpid, 24 ramp_config, 24 adi_dm_err_t adi_dmdriver.h, 127 adi_dm_lvds_clk_t adi_dmdriver.h, 125
adi_dm_SelectBurstProfile     adi_dmdriver.h, 143 adi_dm_SetLvdsTestPattern     adi_dmdriver.h, 143 adi_dm_SetSysCal     adi_dmdriver.h, 143 adi_dm_Tasklist     adi_dmdriver.h, 144 adi_dm_TasklistNoBlock     adi_dmdriver.h, 144 adi_dm_TasklistPoolSetup     adi_dmdriver.h, 145 adi_dm_TemperatureGet     adi_dmdriver.h, 145 adi_dm_Trigger     adi_dmdriver.h, 146 adi_dm_TxSetup     adi_dmdriver.h, 146 adi_dm_UnlockConfig     adi_dmdriver.h, 146 adi_dm_WaitGPIO     adi_dmhal.h, 155 adi_dm_Write     adi_dmdriver.h, 147 adi_dm_WriteF32     adi_dmdriver.h, 147 adi_dm_WriteF64	adi_dm_afe_setup_t, 19 adc_gain, 19 rx_channels, 19 adi_dm_builtin_mimo_setup_t, 20 mimo_seq_len, 20 mimo_seq_val, 21 ramp_config, 21 ramp_profile, 21 adi_dm_burst_profile_t, 21 num_ramps_in_seq, 22 num_seq_in_burst, 22 ramp_profile, 22 tx_overlay, 22 tx_overlay_len, 22 adi_dm_calc_rfpll_period_t, 23 burst_profile, 23 ramp_start_freq_hz, 23 adi_dm_clkoutctrl_t adi_dmdriver.h, 125 adi_dm_dma_ramp_setup_t, 24 bpid, 24 ramp_config, 24 adi_dm_err_t adi_dmdriver.h, 127 adi_dm_lvds_clk_t adi_dmdriver.h, 125 adi_dm_lvds_setup_t, 25

dataid1, 26	is_standalone_master, 39
dataid2, 27	is_standalone_slave, 39
dataid3, 27	power_part_only, 39
dual_fs_mode, 27	timing_comp_setting, 39
filter_output_bitwidth, 27	adi_dm_ramp_config_t, 40
fs_active_low, 27	filter_decim_ratio, 41
id_wc_en, 27	filter_valid_delay, 41
Is bit first, 28	ramp_count, 41
ls_byte_first, 28	vga_gain_steps, 41
lvds_clk, 28	adi_dm_ramp_profile_t, 42
payload_dis, 28	pa0_phase, 43
status_en, 28	pa0_phase_dev, 43
streaming_mode_1, 28	pa1_phase, 43
userval0, 29	pa1_phase_dev, 43
userval1, 29	pa2_phase, 43
userval2, 29	pa2_phase_dev, 43
userval3, 29	phase_step, 44
adi_dm_mask_faults_t, 29	ramp stat bit 0, 44
fault_status1_mask, 30	ramp_stat_bit_1, 44
fault_status2_mask, 30	ramp_stat_bit_1, 44
	•
sw_fault0_mask, 30	tx_pattern, 44
sw_fault1_mask, 31	adi_dm_ramp_shape_t, 45
sw_fault2_mask, 31	decim_ratio, 46
sw_fault3_mask, 31	delay0_time_us, 46
adi_dm_mipi_clk_t	delay1_time_us, 46
adi_dmdriver.h, 126	delay2_time_us, 46
adi_dm_mipi_data_type_t	filter_valid_delay, 46
adi_dmdriver.h, 126	num_samples, 46
adi_dm_mipi_setup_t, 31	pga_shunt_en, 47
byte_interleaving, 32	pga_shunt_start_del_us, 47
crc32_en, 32	pga_shunt_stop_del_us, 47
filter_output_bitwidth, 33	ramp_bw_Mhz, 47
ls_byte_first, 33	ramp_count, 47
mipi_clk, 33	ref_freq_hz, 47
ref_freq_hz, 33	sample_start_time_us, 48
status_en, 33	slope0_time_us, 48
userval0, 33	slope1_time_us, 48
userval1, 34	adi_dm_rfpll_reconfig_t, 48
userval2, 34	adi_dm_tasklist_pool_setup_t, 49
userval3, 34	tasklist_length, 50
adi_dm_num_mipi_lanes_t	tasklists, 50
adi dmdriver.h, 126	adi dm temperature t, 50
adi_dm_num_t	lochain_temp_c, 51
adi dmdriver.h, 128	rx temp c, 51
adi_dm_periodic_calibration_t, 34	adi_dm_timing_comp_setting_t
run checks, 35	adi_dmdriver.h, 127
run_power_checks, 35	adi_dm_tx_overlay_t, 51
run_rfpll_period_chk, 35	pa0_phase, 52
adi_dm_power_detector_meas_task_t, 36	pa1_phase, 52
tx0_inactive_when_all_inactive, 36	pa2_phase, 52
adi_dm_power_up_t, 37	phase_step, 53
clkoutctrl, 38	ramp_stat_bit_0, 53
	• — — —
enable_clkhost, 38	ramp_stat_bit_1, 53
firmware_constants_image, 38	ramp_stat_bit_2, 53
firmware_constants_sz, 38	tx_pattern, 53
firmware_image, 38	adi_dm_tx_setup_t, 54
firmware_sz, 39	continuous_pa, 54
is_lo_right, 39	pa_gain_backoff_db, 54

tx_enable, 54	adi_dm_MipiSetup, 136
adi_dm_write_rfpll_period_t, 55	adi_dm_PeriodicCalibration, 136
adi_dmdriver.h, 111	adi_dm_PinMux, 137
ADI_DM_1_MIPI_LANE, 118	adi_dm_PowerDetectorMeasTask, 137
ADI_DM_2_MIPI_LANES, 118	adi_dm_PowerDown, 138
ADI_DM_4_MIPI_LANES, 118	adi_dm_PowerUp, 138
ADI_DM_ADCCLK_DIV_1_5, 118	adi_dm_PwndnInterrupt, 138
ADI_DM_ADCCLK_DIV_2, 118	adi_dm_RMW, 142
ADI_DM_ADCCLK_DIV_3, 119	adi_dm_Read, 138
ADI_DM_ADCCLK_DIV_4, 119	adi_dm_ReadF32, 139
ADI_DM_ADCCLK_DIV_6, 119	adi_dm_ReadF64, 139
ADI_DM_ADCCLK_DIV_8, 119 ADI_DM_MIPI_CLK_1000MHZ, 120	adi_dm_ReadSysCalRx, 140 adi_dm_ReadSysCalTx, 140
ADI_DM_MIPI_CLK_1200MHZ, 120	adi_dm_ReadU64, 141
ADI_DM_MIPI_CLK_650MHZ, 120	adi_dm_RfpllLock, 141
ADI_DM_MIPI_CLK_800MHZ, 120	adi_dm_RfpllReconfig, 142
ADI_DM_MIPI_CLK_80MHZ, 120	adi dm SelectBurstProfile, 143
ADI_DM_MIPI_CLK_NUM, 120	adi_dm_SetLvdsTestPattern, 143
ADI_DM_OUTPUT_BITWIDTH_12, 121	adi dm SetSysCal, 143
ADI_DM_OUTPUT_BITWIDTH_14, 121	adi dm Tasklist, 144
ADI_DM_OUTPUT_BITWIDTH_16, 121	adi dm TasklistNoBlock, 144
ADI DM RAW12, 121	adi dm TasklistPoolSetup, 145
ADI_DM_RAW14, 121	adi_dm_TemperatureGet, 145
ADI DM RAW6, 122	adi_dm_Trigger, 146
ADI DM RAW7, 122	adi_dm_TxSetup, 146
ADI DM RAW8, 122	adi_dm_UnlockConfig, 146
ADI DM REF CLK DIV 2, 122	adi_dm_Write, 147
ADI_DM_REF_CLK_DIV_4, 123	adi_dm_WriteF32, 147
ADI_DM_REF_CLK_DIV, 122	adi_dm_WriteF64, 148
ADI_DM_RGB444, 123	adi_dm_WriteRfpllPeriod, 148
ADI_DM_RGB555, 123	adi_dm_WriteSysCalRx, 148
ADI_DM_RGB565, 123	adi_dm_WriteSysCalTx, 149
ADI_DM_SYSCAL_RX_SIZE, 123	adi_dm_WriteU64, 149
ADI_DM_SYSCAL_TX_SIZE, 124	adi_dm_active_digimmics, 150
ADI_DM_TIMING_COMP_DISABLED, 124	adi_dm_clkoutctrl_t, 125
ADI_DM_TIMING_COMP_GPIO7_GPIO9, 124	adi_dm_err_t, 127
ADI_DM_TIMING_COMP_GPIO7_ONLY, 124	adi_dm_lvds_clk_t, 125
ADI_DM_TIMING_COMP_GPIO9_ONLY, 125	adi_dm_mipi_clk_t, 126
ADI_DM_YUV422_8B, 125	adi_dm_mipi_data_type_t, 126
adi_dm_AfeSetup, 128	adi_dm_num_mipi_lanes_t, 126
adi_dm_BlockCallFW, 128	adi_dm_num_t, 128
adi_dm_BlockRead, 129	adi_dm_timing_comp_setting_t, 127
adi_dm_BlockWrite, 129	adi_dmhal.h, 150
adi_dm_BuiltinMimoSetup, 130	ADI_DM_DIGIMMIC_MASTER_SPI_ADDR, 151
adi_dm_BurstProfileSetup, 130	ADI_DM_MAX_DATA_BYTES_PER_SPI_COM←
adi_dm_CalcPwrDetCfg, 131	MAND, 151
adi_dm_CalcRamp, 131	ADI_DM_NUM_DIGIMMIC, 152
adi_dm_CalcRfpllPeriod, 132	ADI_DM_NUM_SPI_SLAVES, 152
adi_dm_CallFW2, 133	adi_dm_DelayNS, 152
adi_dm_CallFW, 132	adi_dm_InitSPIConnection, 152
adi_dm_ClearLvdsTestPattern, 133	adi_dm_Log, 153
adi_dm_Crc32ADI, 133	adi_dm_PowerDownSupplies, 153
adi_dm_DmaRampSetup, 134	adi_dm_PowerUpSupplies, 153
adi_dm_LockConfig, 134	adi_dm_ReadSPI, 154
adi_dm_LvdsSetup, 135	adi_dm_ReleaseGPIO, 154
adi_dm_ManualSleep, 135	adi_dm_ResetSPIConnection, 155
adi_dm_ManualWake, 135	adi_dm_SPI, 155
adi_dm_MaskFaults, 135	adi_dm_WaitGPIO, 155

- di dan Maita ODIO 450	
adi_dm_WriteGPIO, 156	adi_pmic_GetWarnFaultWindow, 166
adi_dm_WriteSPI, 156	adi_pmic_PowerADAR690x, 166
adi_pmic_GetBuckDVS	adi_pmic_Read, 166
adi_pmic_driver.h, 163	adi_pmic_ServiceQaWatchdog, 167
adi_pmic_GetBuckFourVout	adi_pmic_SetBuckDVS, 167
adi_pmic_driver.h, 163	adi_pmic_SetBuckFourVout, 167
adi_pmic_GetBuckOneVout	adi_pmic_SetBuckOneVout, 168
adi_pmic_driver.h, 163	adi_pmic_SetFreqSpreadCfg, 168
adi_pmic_GetFreqSpreadCfg	adi_pmic_SetLdoOneTwoVout, 168
adi_pmic_driver.h, 164	adi_pmic_SetLdoSixSevenVout, 169
adi_pmic_GetLdoOneTwoVout	adi_pmic_SetLdoThreeFourFiveVout, 169
adi_pmic_driver.h, 164	adi_pmic_SetQaWdCtrl, 169
adi_pmic_GetLdoSixSevenVout	adi_pmic_SetWarnFaultWindow, 170
adi pmic driver.h, 164	adi_pmic_Write, 170
adi_pmic_GetLdoThreeFourFiveVout	adi_pmic_err_t, 162
adi_pmic_driver.h, 165	adi_pmic_err_t
adi_pmic_GetQaWdCtrl	adi_pmic_driver.h, 162
adi pmic driver.h, 165	adi_pmic_freq_config_t, 55
adi pmic GetQaWdStatus	adi_pmic_qa_ctrl_t, 56
adi_pmic_driver.h, 166	adi pmic qa status t, 57
adi_pmic_GetWarnFaultWindow	adi_pmic_warn_fault_settings_t, 57
adi pmic driver.h, 166	afe_freq_Mhz
adi_pmic_PowerADAR690x	adi_dm_actual_ramp_shape_t, 16
adi pmic driver.h, 166	afe_start_off_time_us
— · · · ·	adi_dm_actual_ramp_shape_t, 16
adi_pmic_Read	
adi_pmic_driver.h, 166	bpid
adi_pmic_ServiceQaWatchdog	adi_dm_dma_ramp_setup_t, 24
adi_pmic_driver.h, 167	burst_profile
adi_pmic_SetBuckDVS	adi_dm_calc_rfpll_period_t, 23
adi_pmic_driver.h, 167	byte_interleaving
adi_pmic_SetBuckFourVout	adi_dm_mipi_setup_t, 32
adi_pmic_driver.h, 167	, _ , _
adi_pmic_SetBuckOneVout	clkoutctrl
adi_pmic_driver.h, 168	adi_dm_power_up_t, 38
adi_pmic_SetFreqSpreadCfg	continuous_pa
adi_pmic_driver.h, 168	adi_dm_tx_setup_t, 54
adi_pmic_SetLdoOneTwoVout	crc32_en
adi_pmic_driver.h, 168	adi_dm_lvds_setup_t, 26
adi_pmic_SetLdoSixSevenVout	adi_dm_mipi_setup_t, 32
adi_pmic_driver.h, 169	
adi_pmic_SetLdoThreeFourFiveVout	dataid0
adi_pmic_driver.h, 169	adi_dm_lvds_setup_t, 26
adi_pmic_SetQaWdCtrl	dataid1
adi_pmic_driver.h, 169	adi_dm_lvds_setup_t, 26
adi_pmic_SetWarnFaultWindow	dataid2
adi_pmic_driver.h, 170	adi_dm_lvds_setup_t, 27
adi_pmic_Write	dataid3
adi_pmic_driver.h, 170	adi_dm_lvds_setup_t, 27
adi_pmic_driver.h, 157	decim_ratio
adi_pmic_GetBuckDVS, 163	adi_dm_ramp_shape_t, 46
adi_pmic_GetBuckFourVout, 163	delay0_time_us
adi_pmic_GetBuckOneVout, 163	adi_dm_actual_ramp_shape_t, 16
adi_pmic_GetFreqSpreadCfg, 164	adi_dm_ramp_shape_t, 46
adi_pmic_GetLdoOneTwoVout, 164	delay1_time_us
adi_pmic_GetLdoSixSevenVout, 164	adi_dm_actual_ramp_shape_t, 16
adi_pmic_GetLdoThreeFourFiveVout, 165	adi_dm_ramp_shape_t, 46
adi_pmic_GetQaWdCtrl, 165	delay2_time_us
adi_pmic_GetQaWdStatus, 166	adi_dm_actual_ramp_shape_t, 17

adi_dm_ramp_shape_t, 46	num_samples
dual_fs_mode	adi_dm_ramp_shape_t, 46
adi_dm_lvds_setup_t, 27	num_seq_in_burst
	adi_dm_burst_profile_t, 22
enable_clkhost	
adi_dm_power_up_t, 38	pa0_phase
	adi_dm_ramp_profile_t, 43
fault_status1_mask	adi_dm_tx_overlay_t, 52
adi_dm_mask_faults_t, 30	pa0_phase_dev
fault_status2_mask	adi_dm_ramp_profile_t, 43
adi_dm_mask_faults_t, 30	pa1_phase
filter_decim_ratio	adi_dm_ramp_profile_t, 43
adi_dm_ramp_config_t, 41	adi_dm_tx_overlay_t, 52
filter_output_bitwidth	pa1_phase_dev
adi_dm_lvds_setup_t, 27	adi_dm_ramp_profile_t, 43
adi_dm_mipi_setup_t, 33	pa2_phase
filter_valid_delay	adi_dm_ramp_profile_t, 43
adi_dm_ramp_config_t, 41	adi_dm_tx_overlay_t, 52
adi_dm_ramp_shape_t, 46	pa2 phase dev
filter_valid_delay_time_us	adi_dm_ramp_profile_t, 43
adi_dm_actual_ramp_shape_t, 17	pa_gain_backoff_db
firmware_constants_image	adi_dm_tx_setup_t, 54
adi_dm_power_up_t, 38	payload dis
firmware_constants_sz	adi_dm_lvds_setup_t, 28
adi_dm_power_up_t, 38	pga_shunt_en
firmware_image	adi_dm_actual_ramp_shape_t, 17
adi_dm_power_up_t, 38	adi_dm_ramp_shape_t, 47
firmware_sz	pga_shunt_start_del_us
adi_dm_power_up_t, 39	adi_dm_actual_ramp_shape_t, 17
fs_active_low	adi_dm_ramp_shape_t, 47
adi_dm_lvds_setup_t, 27	pga_shunt_stop_del_us
	adi_dm_actual_ramp_shape_t, 17
id_wc_en	adi_dm_ramp_shape_t, 47
adi_dm_lvds_setup_t, 27	phase_step
is_lo_right	adi_dm_ramp_profile_t, 44
adi_dm_power_up_t, 39	adi_dm_tx_overlay_t, 53
is_standalone_master	power_part_only
adi_dm_power_up_t, 39	adi_dm_power_up_t, 39
is_standalone_slave	p
adi_dm_power_up_t, 39	ramp bw Mhz
lachain tama a	adi_dm_actual_ramp_shape_t, 17
lochain_temp_c	adi_dm_ramp_shape_t, 47
adi_dm_temperature_t, 51	ramp_config
Is_bit_first	adi_dm_builtin_mimo_setup_t, 21
adi_dm_lvds_setup_t, 28	adi dm dma ramp setup t, 24
Is_byte_first	ramp_count
adi_dm_lvds_setup_t, 28	adi_dm_ramp_config_t, 41
adi_dm_mipi_setup_t, 33	adi dm ramp shape t, 47
lvds_clk	ramp_profile
adi_dm_lvds_setup_t, 28	adi_dm_builtin_mimo_setup_t, 21
mimo_seq_len	adi_dm_burst_profile_t, 22
adi_dm_builtin_mimo_setup_t, 20	ramp_start_freq_hz
mimo_seq_val	adi_dm_calc_rfpll_period_t, 23
adi_dm_builtin_mimo_setup_t, 21	ramp_stat_bit_0
mipi_clk	adi_dm_ramp_profile_t, 44
adi_dm_mipi_setup_t, 33	adi_dm_tx_overlay_t, 53
adi_din_iiipi_56tup_t, 50	ramp_stat_bit_1
num_ramps_in_seq	adi_dm_ramp_profile_t, 44
adi_dm_burst_profile_t, 22	adi_dm_tx_overlay_t, 53
	···· <del>-</del> · · · · · · · · · · · · · · · · · · ·

ramp_stat_bit_2	adi_dm_ramp_profile_t, 44
adi_dm_ramp_profile_t, 44	adi_dm_tx_overlay_t, 53
adi_dm_tx_overlay_t, 53	
ref_freq_hz	userval0
adi_dm_mipi_setup_t, 33	adi_dm_lvds_setup_t, 29
adi_dm_ramp_shape_t, 47	adi_dm_mipi_setup_t, 33
run checks	userval1
adi_dm_periodic_calibration_t, 35	adi_dm_lvds_setup_t, 29
run_power_checks	adi_dm_mipi_setup_t, 34
adi_dm_periodic_calibration_t, 35	userval2
run_rfpll_period_chk	adi_dm_lvds_setup_t, 29
adi_dm_periodic_calibration_t, 35	adi_dm_mipi_setup_t, 34
rx channels	userval3
adi_dm_afe_setup_t, 19	adi_dm_lvds_setup_t, 29
rx_temp_c	adi_dm_mipi_setup_t, 34
adi_dm_temperature_t, 51	, _ , _
aa_aporataro,, o .	vga_gain_steps
sample_rate_Mhz	adi_dm_ramp_config_t, 41
adi_dm_actual_ramp_shape_t, 18	
sample_start_time_us	
adi_dm_actual_ramp_shape_t, 18	
adi_dm_ramp_shape_t, 48	
sample time us	
adi_dm_actual_ramp_shape_t, 18	
slope0_time_us	
adi_dm_actual_ramp_shape_t, 18	
adi_dm_ramp_shape_t, 48	
slope1_time_us	
adi_dm_actual_ramp_shape_t, 18	
adi_dm_ramp_shape_t, 48	
status_en	
adi_dm_lvds_setup_t, 28	
adi_dm_mipi_setup_t, 33	
streaming_mode_1	
adi_dm_lvds_setup_t, 28	
sw_fault0_mask	
adi_dm_mask_faults_t, 30	
sw_fault1_mask	
adi_dm_mask_faults_t, 31	
sw_fault2_mask	
adi_dm_mask_faults_t, 31	
sw_fault3_mask	
adi_dm_mask_faults_t, 31	
tasklist_length	
adi_dm_tasklist_pool_setup_t, 50	
tasklists	
adi_dm_tasklist_pool_setup_t, 50	
timing_comp_setting	
adi_dm_power_up_t, 39	
tx0_inactive_when_all_inactive	
adi_dm_power_detector_meas_task_t, 36	
tx enable	
adi_dm_tx_setup_t, 54	
tx_overlay	
adi_dm_burst_profile_t, 22	
tx_overlay_len	
adi_dm_burst_profile_t, 22	
tx pattern	
IN PURIORIE	