# International Rectifier


- Logic-Level Gate Drive
- Advanced Process Technology
- Isolated Package
- High Voltage Isolation = 2.5KVRMS ⑤
- Sink to Lead Creepage Dist. = 4.8mm
- Fully Avalanche Rated
- · Lead-Free


Description


Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.

The TO-220 Fullpak eliminates the need for additional insulating hardware in commercial-industrial applications. The moulding compound used provides a high isolation capability and a low thermal resistance between the tab and external heatsink. This isolation is equivalent to using a 100 micron mica barrier with standard TO-220 product. The Fullpak is mounted to a heatsink using a single clip or by a single screw fixing.

## IRLI3705NPbF







#### **Absolute Maximum Ratings**

	Parameter	Max.	Units	
D @ T <sub>C</sub> = 25°C Continuous Drain Current, V <sub>GS</sub> @ 10V		52	Α	
$I_D$ @ $T_C$ = 100°C Continuous Drain Current, $V_{GS}$ @ 10V $I_{DM}$ Pulsed Drain Current $0$ ©		37		
		310		
P <sub>D</sub> @T <sub>C</sub> = 25°C	Power Dissipation	58	W	
	Linear Derating Factor	0.39	W/°C	
V <sub>GS</sub>	Gate-to-Source Voltage	± 16	V	
E <sub>AS</sub>	Single Pulse Avalanche Energy@6	340	mJ	
I <sub>AR</sub>	Avalanche Current ®	46	Α	
E <sub>AR</sub>	Repetitive Avalanche Energy①	5.8	mJ	
dv/dt	Peak Diode Recovery dv/dt 36	5.0	V/ns	
TJ	Operating Junction and	-55 to + 175		
T <sub>STG</sub>	Storage Temperature Range		°C	
	Soldering Temperature, for 10 seconds	300 (1.6mm from case )		
	Mounting torque, 6-32 or M3 srew	10 lbf•in (1.1N•m)		

#### Thermal Resistance

	Parameter	Тур.	Max.	Units	
R <sub>OJC</sub>	Junction-to-Case		2.6	°CW	
ReJA	Junction-to-Ambient		65		

International IOR Rectifier

#### Electrical Characteristics @ T<sub>J</sub> = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	55	4-		V	$V_{GS} = 0V, I_{D} = 250\mu A$
ΔV <sub>(BR)DSS</sub> /ΔT <sub>J</sub>	Breakdown Voltage Temp. Coefficient	-	0.056		V/°C	Reference to 25°C, I <sub>D</sub> = 1mA⊚
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance			0.010	Ω	V <sub>GS</sub> = 10V, I <sub>D</sub> = 28A ④
		-	4	0.012		V <sub>GS</sub> = 5.0V, I <sub>D</sub> = 28A ④
			-	0.018		V <sub>GS</sub> = 4.0V, I <sub>D</sub> = 24A ④
V <sub>GS(th)</sub>	Gate Threshold Voltage	1.0		2.0	٧	$V_{DS} = V_{GS}$ , $I_D = 250\mu A$
<b>g</b> fs	Forward Transconductance	50			S	V <sub>DS</sub> = 25V, I <sub>D</sub> = 46A®
	D : ( 0 )	-		25	μΑ	$V_{DS} = 55V, V_{GS} = 0V$
DSS	Drain-to-Source Leakage Current	(——)		250		$V_{DS} = 44V$ , $V_{GS} = 0V$ , $T_{J} = 150$ °C
former.	Gate-to-Source Forward Leakage			100	- A	V <sub>GS</sub> = 16V
I <sub>GSS</sub>	Gate-to-Source Reverse Leakage	-		-100	nA	V <sub>GS</sub> = -16V
Qq	Total Gate Charge			98		I <sub>D</sub> = 46A
Qgs	Gate-to-Source Charge	\		19	nC	V <sub>DS</sub> = 44V
Q <sub>gd</sub>	Gate-to-Drain ("Miller") Charge		-	49		V <sub>GS</sub> = 5.0V, See Fig. 6 and 13 4 6
t <sub>d(on)</sub>	Turn-On Delay Time		12			V <sub>DD</sub> = 28V
tr	Rise Time	_	140		ns	I <sub>D</sub> = 46A
t <sub>d(off)</sub>	Turn-Off Delay Time		37		115	$R_G = 1.8\Omega$ , $V_{GS} = 5.0V$
tf	Fall Time		78			$R_D = 0.59\Omega$ , See Fig. 10 $\textcircled{6}$
L <sub>D</sub>	Internal Drain Inductance	_	4.5	-	nН	Between lead, 6mm (0.25in.)
L <sub>S</sub>	Internal Source Inductance	<u> </u>	7.5	-	11111	from package and center of die contact
Ciss	Input Capacitance	-	3600			V <sub>GS</sub> = 0V
Coss	Output Capacitance	-	870	-	pF	V <sub>DS</sub> = 25V
Crss	Reverse Transfer Capacitance		320			f = 1.0MHz, See Fig. 5®
С	Drain to Sink Capacitance		12			f = 1.0MHz

#### Source-Drain Ratings and Characteristics

	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current (Body Diode)	_		52		MOSFET symbol showing the
Ism	Pulsed Source Current (Body Diode) ①⑤		-	310	A	integral reverse p-n junction diode.
V <sub>SD</sub>	Diode Forward Voltage	-		1.3	V	T <sub>J</sub> = 25°C, I <sub>S</sub> = 28A, V <sub>GS</sub> = 0V ④
tm	Reverse Recovery Time		94	140	ns	T <sub>J</sub> = 25°C, I <sub>F</sub> = 46A
Q <sub>rr</sub>	Reverse RecoveryCharge		290	440	nC	di/dt = 100A/µs ⊕ ⊕

#### Notes:

- ① Repetitive rating; pulse width limited by
- max. junction temperature. ( See fig. 11 )  $\mathbb{Q}$   $V_{DD} = 25V$ , starting  $T_J = 25^{\circ}C$ ,  $L = 320\mu H$   $R_G = 25\Omega$ ,  $I_{AS} = 46A$ . (See Figure 12)
- $\label{eq:loss_loss} \ensuremath{\Im} \ensuremath{I_{\text{SD}}} \leq 46 A, \ \text{di/dt} \leq 250 \text{A/}\mu\text{s}, \ V_{\text{DD}} \leq V_{(\text{BR})\text{DSS}},$ T<sub>J</sub> ≤ 175°C
- 4 Pulse width  $\leq 300 \mu s$ ; duty cycle  $\leq 2\%$ .
- ⑤ t=60s, f=60Hz ⑥ Uses IRL3705N data and test conditions

## International TOR Rectifier

## IRLI3705NPbF






Fig 1. Typical Output Characteristics

Fig 2. Typical Output Characteristics









**Fig 4.** Normalized On-Resistance Vs. Temperature


## International TOR Rectifier



**Fig 5.** Typical Capacitance Vs. Drain-to-Source Voltage



**Fig 6.** Typical Gate Charge Vs. Gate-to-Source Voltage



**Fig 7.** Typical Source-Drain Diode Forward Voltage





Fig 8. Maximum Safe Operating Area

## International TOR Rectifier

## IRLI3705NPbF



**Fig 9.** Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms





Fig 13a. Basic Gate Charge Waveform



**Fig 12c.** Maximum Avalanche Energy Vs. Drain Current





Fig 13b. Gate Charge Test Circuit

#### Peak Diode Recovery dv/dt Test Circuit







Fig 14. For N-Channel HEXFETS

International


TOR Rectifier

#### TO-220 Full-Pak Package Outline

Dimensions are shown in millimeters (inches)




### TO-220 Full-Pak Part Marking Information



ASSEMBLED ON WW 24 1999 IN THE ASSEMBLY LINE "K"

Note: "P" in assembly line position indicates "Lead-Free"



Data and specifications subject to change without notice.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information. 10/04

www.irf.com

8

Note: For the most current drawings please refer to the IR website at: <a href="http://www.irf.com/package/">http://www.irf.com/package/</a>