

Acknowledgments

Joint work with:

- Bastian Hagedorn
- Sam Elliott
- Henrik Barthels
- Ras Bodik

And contributions from many others at NVIDIA.

OVERVIEW

High Performance DSL for linear algebra on GPUs

A hierarchical scheduling language based on Halide and TVM

designed to express GPU optimizations for maximum performance

Can directly represent elements of

- storage hierarchy
 - registers, fragments, shared memory
- compute hierarchy
 - threads, warps, blocks, kernels

Can reason about tensorcore and machine level operations.

Suitable for auto-scheduling and auto-tuning


DECOMPOSING MATMUL

Exploiting Hierarchical Structure of GPU Kernels

```
__global__ void MatMul(const float A[M * K], const float B[K * N], float C[M * N]) {
       _shared__ float ASH[128][8], BSH[8][128];
                                                                                                                location of
                                                                                                                            responsible level of
                                                                  implements
     float ARF[8][1], BRF[1][8], CRF[8][8];
                                                                                                                A, B and C
                                                                                                                            compute hierarchy
                                                                                       MatMul(M,N,K)(GL,GL,GL)(Kernel)
     iBlock \leftarrow 128 * blockIdx.x;
       jBlock ← 128 8 blockIdx.v;
       CRF \leftarrow 0;
10
11
       for (k \leftarrow 0; k < K / 8; k++)  {
12
13
         GlbToSh(A \rightarrow ASH (8\times128), start at (iBlock, jBlock))
14
         GlbToSh(A → BSH (128×8), start at (iBlock, jBlock))
15
          __syncthreads();
16
17
         iWarp \leftarrow iBlock + warpIdx.x * 64:
18
           jWarp ← jBlock + warpIdx.y * 32;
19
20
              iThread \leftarrow iWarp + threadIdx.x * 8;
21
                jThread \leftarrow jWarp + threadIdx.v * 8
22
23
                  for (kk \leftarrow 0; kk < 8; kk++)
24
25
                    ShToPvt(ASH → ARF (8×1), start at (iThread, jThread))
                    ShToPvt(BSH → BRF (1×8), start at (iThread, iThread))
27
28
                    for (i \leftarrow 0; i < 8; i ++)
29
                      for (j \leftarrow 0; j < 8; j++)
30
31
                        CRF[i][j] += ARF[i][0] * BRF[0][j];
32
33
                      endfor
34
                    endfor
35
36
                 endfor
37
38
39
        endfor
40
41
        PvtToGlb(CRF → C (128×128), start at iBlock, jBlock)
42
43 } // end kernel
```


Describing the problem this box implements

Hierarchical Structure:
Original Problem is decomposed into
"smaller" instances of the same type of problem




DECOMPOSING MATMUL

Exploiting Hierarchical Structure of GPU Kernels



INTRODUCTION

GEMM Spec(ification)



Specs define the current problem to optimize

Fireiron MatMul Spec

```
MatMul(Kernel,
    A: Matrix(1536,2048,GL,FP32,RowMajor),
    B: Matrix(2048,1024,GL,FP32,ColMajor),
    C: Matrix(1536,1024,GL,FP32,ColMajor))
```

and contain enough information to fully describe it

Idea: A programmer should be able to provide a valid implementation for a given spec!


Working with Specs

Goal: Generate high-performance MatMul Kernel -> We start with Kernel-level Spec

Given a Spec, you can:

- Provide a handwritten microkernel, or
- Arrive at an executable Spec, or
- Decompose it into a "smaller" spec

INTRODUCTION



Fireiron MatMul Spec

MatMul(Kernel,

A: Matrix(1536,2048,GL,FP32,RowMajor),

B: Matrix(2048,1024,GL,FP32,ColMajor),

C: Matrix(1536,1024,GL,FP32,ColMajor))


INTRODUCTION

Working with Specs

Goal: Generate high-performance MatMul Kernel -> We start with Kernel-level Spec

Given a Spec, you can:

- a) Provide a handwritten microkernel, or
- b) Arrive at an executable Spec, or
- c) Decompose it into a "smaller" spec



Fireiron MatMul Spec

MatMul(Kernel,

A: Matrix(1536,2048,GL, FP32, RowMajor),

B: Matrix(2048, 1024, GL, **FP32, ColMajor**),

C: Matrix(1536,1024,GL,FP32,ColMajor))

DECOMPOSITIONS

Halide-like transformations constructing the IR

Every *Decomposition*:

- 1. is a function: *Spec -> Spec* (returning a "smaller" subspec)
- 2. provides a partial implementation to our code generator

Two Main Decompositions:


```
    tile(m,n)
    load(matrix, loc, impl)
    enables descending the compute-hierarchy
    enables descending the memory hierarchy
```

We allow to define operation-specific Decompositions:

```
.split(k)
.epilog(...)
...
```

DESCENDING THE COMPUTE HIERARCHY

.tile(m,n)



Current Spec


```
MatMul(Kernel,
    A:Matrix(1536,2048,GL,FP32,RowMajor),
    B:Matrix(2048,1024,GL,FP32,ColMajor),
    C:Matrix(1536,1024,GL,FP32,ColMajor))
```



New Spec


DESCENDING THE COMPUTE HIERARCHY

.tile(m,n)



OUTER PRODUCT BLOCKED GEMM

.split(kBlock)




Current Spec

New Spec

```
MatMul(Block,
    A:Matrix(128, 8,GL,FP32,RowMajor),
    B:Matrix(8,128,GL,FP32,ColMajor),
    C:Matrix(128,128,GL,FP32,ColMajor))
```

DESCENDING THE MEMORY HIERARCHY

.load(*Matrix*, *Location*, *Strategy*)



WMMA IN FIREIRON

adding support for CUDA's WMMA API


```
The second of th
```

```
// Declare the fragments
wmma::fragment<wmma::matrix_a, WMMA_M, WMMA_N, WMMA_K, half, wmma::col_major> a_frag;
wmma::fragment<wmma::matrix_b, WMMA_M, WMMA_N, WMMA_K, half, wmma::col_major> b_frag;
wmma::fragment<wmma::accumulator, WMMA_M, WMMA_N, WMMA_K, float> acc_frag;
wmma::fragment<wmma::accumulator, WMMA_M, WMMA_N, WMMA_K, float> c_frag;
```

"Before the MMA operation is performed the operand matrices must be represented in the registers of the GPU. As an MMA is a warp-wide operation these registers are distributed amongst the threads of a warp with each thread holding a fragment of the overall matrix."


```
we can detectively be the subject account to the design of the subject of the sub
```

wmma::fragment<wmma::accumulator, WMMA_M, WMMA_N, WMMA_K, float> c_frag



Updating Fireiron's Memory Hierarchy

fp16 performance on Volta



QUESTIONS?