
TVM @ Xilinx

Elliott Delaye Distinguished Engineer Dec 5th, 2019













TVM Target devices and models





ZCU102

PYNQ





ZCU104

Ultra96

Models

HW Platforms



Face detection



Pose estimation



Video analytics



Lane detection



Object detection



Segmentation



FPGAs Everywhere





Follow

Interested in designing ASIC & FPGA for AI? Design engineer positions are available at Facebook in Menlo Park.

I used to be a chip designer many moons ago: my engineering diploma was in Electrical...






FPGAs Everywhere

Large-Scale FPGA-based Convolutional Networks


Clément Farabet¹, Yann LeCun¹, Koray Kavukcuoglu¹, Eugenio Culurciello², Berin Martini², Polina Akselrod², Selcuk Talay²




Machine Learning on Very Large Data Sets, Cambridge University Press, 2011.

E XILINX.


Synchronous Dataflow (SDF) vs Matrix of Processing Elements (MPE)




Spectrum of Options




>> End points are pure layer-by-layer compute and feed-forward dataflow architecture






Synchronous Dataflow (SDF) vs Matrix of Processing Elements (MPE)





Xilinx Research Labs **FINN**




Alibaba iDST Resnet-18 @ HotChips 30 (2018)













Inference Flow






Inference Flow




TVM as Unified ML Front End






TVM as Unified ML Front End




TVM Partitioning

- More than supported/not supported, pattern matching graph colorization
- Choices how to partition especially for multi-branch networks (i.e. YOLOv3, SSD)




EXILINX.

TVM Graph Partitioning/Fusion





TVM Code Generation



Example of FPGA node in TVM graph

```
"nodes": [
    "op": "null",
    "name": "data",
    "inputs": []
    "op": "tvm op",
    "name": "accel 0",
    "attrs": {
      "flatten data": "0",
      "func name": "accel fused"
      "num inputs": "1",
      "num outputs": "1"
    "inputs": [[0, 0, 0]]
    "op": "tvm op",
    "name": "flatten0",
    "attrs": {
      "flatten data": "0",
      "func name": "fuse flatten",
      "num inputs": "1",
      "num outputs": "1"
    "inputs": [[1, 0, 0]]
```

Calls Xilinx's tvm.extern registered function to access the FPGA runtime APIs



Registering TVM op in Python at runtime

File contrib_xlnx.py:

```
@tvm.register func("tvm.accel.accel fused")
def accel fused(graph path, output layout, out, *ins ):
          = c char p(graph path.value).value
    layout = c char p(output layout.value).value
# Calls Xilinx Python APIs to run subgraph on input data
# C++ APIs possible but requires compiling with TVM
 n2cube.dpuSetInputTensorInHWCFP32(task, input name, X, len(X))
 n2cube.dpuRunTask(task)
 n2cube.dpuGetTensorData(address, value, size)
```



Compute Pipelines for Heterogenous Systems



- > Max throughput when all compute elements are running in parallel
- > Performance results based on Xilinx own runtime pipeline available in github
 - (https://github.com/Xilinx/ml-suite/blob/master/examples/deployment_modes/mp_classify.py)
 - >> Streamlined multi-process pipeline using shared memory
 - >> Usually need >4 Pre-Process cores running to keep up with FPGA
- > TVM pipeline needed. CPU/FPGA (even GPU!) partitions ideally run in parallel
 - >> Xilinx ZU7EV = FPGA + (ARM Cortex-A53)+(ARM Cortex-R5)+(ARM Mali-400 MP2)
 - >> Potentially useful by all accelerator platforms, not just FPGA
 - >> Xilinx looking forward to working with others who are also interested in this



Special thanks to: Jorn Tuyls Ehsan Ghasemi

email: elliott@xilinx.com





Adaptable. Intelligent.



