



JOINT INSTITUTE 交大密西根学院

Name: 古月炳城

Student ID: 516021910219

Course Code: VE370

Date:

Homework 5

4-16-1. (a) lw \$1, 40(\$6)

IF/ID: ① PC+4

② fetched Ins from Ins memory.

ID/EX: ① WB, MEM, EX (RegPst, ALUOP, ALUSrcs, Branch, MemRead, MemWrite, RegWrite, Memdy)

② PC+4

③ ~~rd~~ \$rs, \$rt

④ ~~single~~ signed Ins[15:0]

⑤ rs, rt, rd

EX/MEM: ① WB, MEM

② PC+4 + signed extension (New PC)

③ zero

④ ALU out

⑤ Data to write to DMem.

疑问: 这~~个~~是不是 Read Reg 2? 看图不是

⑥ Rt or Rd (According to RegPst). (Destination)

MEM/WB ① WB

② Data read from Dmem (or Random if no mem read)

③ ALU out


④ Rt or Rd (Destination to write on Reg).

4-16-2/3

	need to be read	Actually read	EX	MEM
a.	\$6	\$6, \$1	40+\$6	load from mem
b.	\$5	\$5, twice	\$5+\$5	x

4.16.4

a. Loop



IF not include

仅 add, addi, lw 有 WB, 即 Reg Write 置 1

仅 sw 有 Mem Write, 即 Mem 置 1

仅 lw 有 Mem Read & Mem to Reg 这两命令一定相同, 也有 Mem.

至于 beq: Branch & zero → PC Src 在比较

14.16.5

如图, only $\frac{1}{5}$ clock cycles

4.16.6

PC+4,

1ns word for previous beq.

4.17.3

use data Mem: lw, sw,

要写入 Reg 则为 1: (R, lw)

4.18.1

for add: EX = {
RegDst = 1
ALUOP = 10
ALUSrc = 0

仅在用 sign-extension 为 1 (lw, sw, addi)

MEM = {
Branch = 0
MemRead = 1
MemWrite = 0

WB = {
RegWrite = 1
Mem2Reg = 1

4.18.3


PCSrc \Rightarrow (only ~~type~~, beq, make 1)

In EX: faster to determine ~~what~~ whether beq is read.


Such that can save one clock cycle for false.

Not in EX: May increase clock cycle time.

4.20.1



Register	Wafter R	Wafter W
I_1	$\$1 (I_3, I_4)$	$\$1 (I_1, I_3)$
I_2	$\$2 (I_3, I_2)$	$\$2 (I_2, I_1)$
I_3	$\$1 (I_3, I_4)$	
I_4	$\$2 (I_2, I_4)$	



with forwarding.
 $(\$1)$ I_1 to I_3

4.20.5.

$\$0 = 0$

$\$1 = 32$

$\$2 = 2000$

$\$3 = 1000$

4.20.6

lw

add

nop

norp

add

nop

nop

sw