

VE370 Introduction to Computer Organization

Project 2

Digital Design Using Verilog to Implement Singlecycle & Pipelined Processors

Team Members:

- QI Fubo 516370910175
- HU Bingcheng 516021910219
- NG Jing Ni Ashley 515370990007

Contents

VE370 Introduction to Computer Organization

Project 2

Digital Design Using Verilog to Implement Single-cycle & Pipelined Processors

Contents

I. Objectives

Introduction

- II. Circuit Design
 - i. Single-cycle datapath
 - ii. Pipelined datapath
- III. Design of Components
 - i. IF Stage
 - 1. PC MUX
 - 2. PC Register
 - 3. PC Adder 4
 - 4. Instruction Memory
 - ii. EX Stage
 - 1. Forwarding Unit and MUX
 - 2. ALU Control
 - 3. ALU
 - iii. Memory Stage and Write Back Stage
 - 1. Data Memory
- VI. Control and Data Hazard
 - i. EXstage

Data Hazard

ii. ID stage

Data Hazard

Control Hazard

- VII. Instruction Implementation
 - i. Data tables
- VIII. SSD and Top Module
- IX. RTL Schematic (Optional)
- X. Textual Result
- XI. Conclusion and Discussion
- X. Reference
- XII. Appendix
 - 1. TextualResult

Single

Pipline

- 2. adder.v
- 3. ALU_control.v
- 4. ALU.v
- 5. data_memory.v
- 6. forwarding_unit.v
- 7. hazard_detection.v
- 8. instruction_memory.v

- 9. Mux_N_bit.v
- 10. pc.v
- 11. pipeline.v
- 12. pipe_test.v
- 13. register.v
- 14. sign_extension.v
- 15. state_register.v
- 16. control.v

I. Objectives

- To build up both single-cycle and pipelined datapaths and construct a simple version of a processor sufficient to implement a subset of the MIPS instruction set that includes:
 - 1. The **memory-reference instructions** load word (lw) and store word (sw)
 - 2. The arithmetic-logical instructions add, addi, sub, and, andi, or, and slt
 - 3. The **jumping instructions** branch equal (beq), branch not equal (bne), and jump (j)
- To model and simulate the single-cycle and pipelined datapaths in Verilog HDL
- To synthesize the results by using Xilinx synthesis tools

Introduction

Aiming at enhancing our understanding of how the central processing unit (CPU) works, this project invites us to build a MIPS single-cycle processor and a MIPS pipelined processor using Verilog.

The single-cycle implementation executes all instructions in one clock cycle. This means that no datapath resource can be used more than once per instruction, so any element needed more than once must be duplicated. Therefore, a memory for instructions is separated from one for data. Although some of the functional units will need to be duplicated, many of the elements can be shared by different instruction flows. In order to share a datapath element between two or more different instruction classes, multiple connections to the input of an element are allowed, and multiplexors and control signals are designed carefully to select among the multiple inputs.


However, the single-cycle implementation has an unsatisfactory performance due to its inefficiency; the execution time of each instruction is one clock cycle, which is determined by the longest possible path in the processor. Using the same hardware components, the pipelined implementation allows different functional units of a system to run concurrently. As a result, pipelining technique significantly reduces the execution time of a same program compared to the single-cycle implementation.

In order to prevent data hazards in the pipeline and minimize the delay created by stalls, a forwarding unit and a hazard detection unit are implemented. The forwarding technique retrieves the missing data element from internal buffers rather than waiting for it to arrive from programmer-visible registers or memory. The hazard detection unit operates during the ID stage so that it can insert the stall between the load and its use; in this case, stalling is inevitable. For control hazards that might occur during the operation of jumping instructions, we assume branch is not taken and stall if the assumption is not correct during the ID stage via the hazard detection unit. For the case when there is a load before a branch, unfortunately, as stated before, stalls are added so that the word is successfully written in the instruction memory.

II. Circuit Design

i. Single-cycle datapath

Our project follows the following single-cycle processor schematic from the textbook. This version of the MIPS single-cycle processor can execute the following instructions: add, sub, and, or, slt, lw, sw, beq, bne, addi, andi and j.




The model divides the machine into two main units: control and data paths. Each unit consists of various functional blocks, such as a 32-bit ALU, register file, sign extension logic, and five multiplexers to select the appropriate operand.

For the ALU control unit and the 32-bit ALU, our design follows six combinations of four control inputs in the textbook. The figure below shows how to set the ALU control bits according to the different function codes of the ALUOp control bit and the R type command.

ii. Pipelined datapath

Our project follows the following pipelined processor schematic from the textbook. This version of the MIPS single-cycle processor can execute the following instructions: add, sub, and, or, slt, lw, sw, beq, bne, addi, andi and j.



III. Design of Components

i. IF Stage

1. PC MUX

The PC multiplexor controls what value replaces the PC (PC+4, the branch destination address or the jump destination address). The Verilog code for the PC multiplexor is

```
module Mux_N_bit(in1,in2,out,select);
parameter N = 32;
input[N-1:0] in1,in2;
input select;
output[N-1:0] out;
assign out = select?in2:in1;
endmodule
```

2. PC Register

The program counter is a 32-bit register that is written at the end of every clock cycle and thus does not need a write control signal. The Verilog code for PC register is

```
6
       );
 7
 8
           initial begin
                out = 32'b0;
 9
10
           end
11
12
           always @ (posedge clk) begin
13
                if (PCWrite)
14
                    out <= in;
15
           end
16
17
       endmodule
```

3. PC Adder 4

The PC adder is an ALU wired to always add its two 32-bit inputs and place the sum on its output. The Verilog code for the adder is

```
module adder(
1
2
           input [31:0] a,
3
           input [31:0] b,
4
           output [31:0] sum
           );
5
6
           reg [31:0] sum;
7
           always @(a or b)
8
               begin
9
                   sum = a + b;
10
               end
11
      endmodule
```

4. Instruction Memory

The instruction memory only reads, we treat it as a combinational logic: the output at any time reflects the contents of the location specified by the address input, and no read control signal is needed. The Verilog code for the instruction memory is

```
module instruction_memory (
 1
 2
          input
                       [31:0] address,
 3
          output
                       [31:0] instruction
 4
      );
 5
 6
          parameter size = 128; // you can change here, size is the max size of memory
 7
          integer i;
 8
          // initialize memory
          reg [31:0] memory [0:size-1];
 9
          // clear all memory to nop
10
          initial begin
11
               for (i = 0; i < size; i = i + 1)
12
                   memory[i] = 32'b0;
13
               // include the instruction_memory
14
```

```
include "InstructionMem_for_P2_Demo.txt"

end

// Output the menmory at address

assign instruction = memory[address >> 2];

endmodule
```

ii. EX Stage

1. Forwarding Unit and MUX

The forwarding unit detects the hazards in the EX and MEM stage and assigns the ALU forwarding control of the multiplexors. According to the conditions for the two kinds of data hazards, the Verilog code for the forwarding unit module is written as follow.

```
module Forward (
 1
 2
                       [4:0]
                               registerRsID,
           input
 3
                                registerRtID,
                                registerRsEX,
 4
 5
                                registerRtEX,
 6
                                registerRdMEM,
 7
                                registerRdWB,
           input
                                regWriteMEM,
 8
 9
                                regWriteWB,
                                forwardA,
                       [1:0]
10
           output reg
                                forwardB,
11
12
                                forwardC,
           output reg
13
                                forwardD
14
       );
15
16
           initial begin
17
               forwardA = 2'b00;
               forwardB = 2'b00;
18
               forwardC = 1'b0;
19
               forwardD = 1'b0;
20
21
           end
22
23
           always @ ( * ) begin
24
               if (regWriteMEM && registerRdMEM && registerRdMEM == registerRsEX)
                   forwardA = 2'b10;
25
26
               else if (regWriteWB && registerRdWB && registerRdWB == registerRsEX)
                   forwardA = 2'b01;
27
               else
28
                   forwardA = 2'b00;
29
30
31
               if (regWriteMEM && registerRdMEM && registerRdMEM == registerRtEX)
                   forwardB = 2'b10;
32
               else if (regWriteWB && registerRdWB && registerRdWB == registerRtEX)
33
```

```
34
                   forwardB = 2'b01;
35
               else
36
                   forwardB = 2'b00;
37
               if (regWriteMEM && registerRdMEM && registerRdMEM == registerRsID)
38
                   forwardC = 1'b1;
39
40
               else
41
                   forwardC = 1'b0;
42
               if (regWriteMEM && registerRdMEM && registerRdMEM == registerRtID)
43
                   forwardD = 1'b1;
44
               else
45
                   forwardD = 1'b0;
46
47
           end
48
49
      endmodule // Forward
```

As the pipeline registers hold the data to be forwarding, we take inputs to the ALU from any pipeline register rather than jus ID/EX, so that the proper data can be forwarded to the next stage. By adding multiplexors to the input of the ALU, and with the proper controls determined by the forwarding unit showed in the following figure, the pipeline can run at full speed in the presence of the data dependences.

Mux control	Source	Explanation		
ForwardA = 00	ID/EX	The first ALU operand comes from the register file.		
ForwardA = 10	EX/MEM	The first ALU operand is forwarded from the prior ALU result.		
ForwardA = 01	MEM/WB	The first ALU operand is forwarded from data memory or an earlier ALU result.		
ForwardB = 00	ID/EX	The second ALU operand comes from the register file.		
ForwardB = 10 EX/MEM		The second ALU operand is forwarded from the prior ALU result.		
ForwardB = 01	MEM/WB	The second ALU operand is forwarded from data memory or an earlier ALU result.		

The Verilog code for each 3-to-1 Mux is

```
module Mux_32bit_3to1 (in00, in01, in10, mux_out, control);
 1
 2
           input [31:0] in00, in01, in10;
           output [31:0] mux_out;
 3
           input [1:0] control;
 4
           reg [31:0] mux_out;
 5
           always @(in00 or in01 or in10 or control)
 6
 7
           begin
 8
               case(control)
               2'b00:mux_out<=in00;
 9
               2'b01:mux_out<=in01;
10
               2'b10:mux_out<=in10;
11
12
               default: mux_out<=in00;</pre>
               endcase
13
14
           end
```

2. ALU Control

The ALU control unit generates a 4-bit control input to the ALU with the function field of the instruction and a 2-bit control field ALUOp determined by the main control unit. Our design follows the that in the textbook that shows how the ALU control inputs are set based on the 2-bit ALUOp control and the 6-bit function code.

Instruction opcode	ALUOp	Instruction operation	Funct field	Desired ALU action	ALU control input
LW	00	load word	XXXXXX	add	0010
SW	00	store word	XXXXXX	add	0010
Branch equal	01	branch equal	XXXXXXX	subtract	0110
R-type	10	add	100000	add	0010
R-type	10	subtract	100010	subtract	0110
R-type	10	AND	100100	AND	0000
R-type	10	OR	100101	OR	0001
R-type	10	set on less than	101010	set on less than	0111

The Verilog code for the ALU control module is

```
module ALU_control(
 1
 2
           funct,ALUOp,ALUCtrl
 3
 4
           input [5:0] funct;
           input [1:0] ALUOp;
 5
 6
           output [3:0] ALUCtrl;
 7
           reg [3:0] ALUCtrl;
 8
           always @ (funct or ALUOp)
 9
           begin
               case(ALUOp)
10
                   2'b00: assign ALUCtrl = 4'b0010;
11
                   2'b01: assign ALUCtrl = 4'b0110;
12
                   2'b10:
13
14
                       begin
15
                           if (funct == 6'b100000)
                                                          assign ALUCtrl = 4'b0010;
16
                           else if (funct == 6'b100010) assign ALUCtrl = 4'b0110;
                           else if (funct == 6'b100100) assign ALUCtrl = 4'b0000;
17
                           else if (funct == 6'b100101) assign ALUCtrl = 4'b0001;
18
                           else if (funct == 6'b101010) assign ALUCtrl = 4'b0111;
19
20
                       end
21
                   2'b11:
22
                       assign ALUCtrl = 4'b0000;
                   // default: assign ALUCtrl = 4'b1111;
23
24
               endcase
25
           end
26
      endmodule
```

3. ALU

Depending on the ALU control lines, the ALU performs one of the functions shown in the following table.

ALU control lines	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	set on less than
1100	NOR

For load word and store word instructions, ALU computes the memory address by addition. For the R-type instructions, ALU performs one of the five actions: and, or add, subtract, or set on less than. For the instruction beq, the ALU performs subtraction. The Verilog code for the ALU is

```
1
       `ifndef MODULE_ALU
 2
       `define MODULE_ALU
 3
       `timescale 1ns / 1ps
       module ALU(
 4
           ALUCtrl,a,b,zero,ALU_result
 5
 6
 7
           input [3:0] ALUCtrl;
 8
           input [31:0] a, b;
 9
           output zero;
10
           output [31:0] ALU_result;
11
           reg zero;
           reg [31:0] ALU result;
12
           always @ (a or b or ALUCtrl)
13
           begin
14
               case (ALUCtrl)
15
                   4'b0000:
16
17
                   begin
18
                       assign ALU_result = a & b;
                       assign zero = (a \& b == 0) ? 1:0;
19
20
                   end
                   4'b0001:
21
22
                   begin
23
                       assign ALU_result = a | b;
                       assign zero = (a \mid b == 0) ? 1:0;
24
25
                   end
                   4'b0010:
26
27
                   begin
28
                       assign ALU_result = a + b;
```

```
29
                        assign zero = (a + b == 0) ? 1:0;
30
                    end
                    4'b0110:
31
32
                    begin
33
                        assign ALU_result = a - b;
                        assign zero = ( a == b) ? 1:0;
34
35
                    end
                    4'b0111:
36
37
                    begin
                        assign ALU_result = (a < b) ? 1:0;</pre>
38
                        assign zero = (a < b) ? 0:1;
39
40
                    end
                    default:
41
42
                    begin
43
                        assign ALU_result = a;
44
                        assign zero = (a == 0) ? 1:0;
45
                    end
46
               endcase
47
           end
48
       endmodule
49
       `endif
```

iii. Memory Stage and Write Back Stage

1. Data Memory

This part is used to save the data to a data memory. The data memory must be written on store instructions; hence, data memory has read and write control signals, an address input, and an input for the data to be written into memory.

```
1
    module data_memory (
 2
         input
                          clk,
 3
         input
                          MemRead,
 4
                          MemWrite,
 5
         input
                  [31:0] address,
 6
                          write_data,
 7
         output
                  [31:0] read_data
 8
    );
 9
         parameter
                          size = 64; // size of data register_memory
         integer
                          i;
10
         wire
                  [31:0] index;
11
                  [31:0] register_memory [0:size-1];
12
         assign index = address >> 2; // address/4
13
14
         initial begin
             for (i = 0; i < size; i = i + 1)
15
                 register_memory[i] = 32'b0;
16
             // read_data = 32'b0;
17
             // wire can not be set within a initial.
18
19
         end
```

```
20     always @ ( posedge clk ) begin
21     if (MemWrite == 1'b1) begin
22         register_memory[index] = write_data;
23         end
24     end
25     assign read_data = (MemRead == 1'b1)?register_memory[index]:32'b0;
26     endmodule
```

VI. Control and Data Hazard


i. EXstage

Data Hazard

Branch prediction and forwarding help make a computer fast while still getting the right answers. This forwarding control will be in the EX stage, because the ALU forwarding multiplexors are found in that stage. Thus, we must pass the operand register numbers from the ID stage via the ID/EX pipeline register to determine whether to forward values.

```
if (MEM/WB.RegWrite and (MEM/WB.RegisterRd ≠ 0)
1
   and (MEM/WB.RegisterRd = ID/EX.RegisterRs)
2
   and not (EX/MEM.RegWrite and (EX/MEM.RegisterRd ≠ 0) and (EX/MEM.RegisterRd =
3
   ID/EX.RegisterRs)) )
   ForwardA = 01
4
5
   if (MEM/WB.RegWrite and (MEM/WB.RegisterRd ≠ 0) and (MEM/WB.RegisterRd = ID/EX.RegisterRt)
6
   and not (EX/MEM.RegWrite and (EX/MEM.RegisterRd ≠ 0) and (EX/MEM.RegisterRd =
   ID/EX.RegisterRt)) )
  ForwardB = 01
8
```

According to the figure belowe and the logic above, we can get the verilog program belowe.




```
module Forwarding(
// Input Register
input [4:0] ID_EX_Reg_Rt,
ID_EX_Reg_Rs,
```

```
5
                         IF_ID_Reg_Rs,
 6
                         IF_ID_Reg_Rt,
 7
                         EX_MEM_Reg_Rd,
 8
                         MEM_WB_Reg_Rd,
 9
        // Input control signal
         input
                         EX_MEM_RegWrite,
10
                         MEM_WB_RegWrite,
11
12
        // Forward for ALU input
13
        output reg [1:0] Forward_ALU_A,
14
                             Forward_ALU_B,
15
        // Forward for state reg input
                         Forward C,
16
        output reg
17
                         Forward_D
18
    );
19
        always @(*)
20
            begin
21
                 if(EX_MEM_RegWrite && (EX_MEM_Reg_Rd != 0) && (EX_MEM_Reg_Rd == ID_EX_Reg_Rs))
                     Forward_ALU_A = 2'b10;
22
23
                 // ID_EX for ALU
24
                 else if(MEM_WB_RegWrite && (MEM_WB_Reg_Rd != 0) && (MEM_WB_Reg_Rd ==
    ID_EX_Reg_Rs))
25
                     Forward ALU A = 2'b01;
26
                 // MEM_WB for ALU
                 else
27
                     Forward_ALU_A = 2'b00;
28
                 // Regsiter for ALU
29
30
31
                 if(EX_MEM_RegWrite && (EX_MEM_Reg_Rd != 0) && (EX_MEM_Reg_Rd == ID_EX_Reg_Rt))
32
                     Forward_ALU_B = 2'b10;
                 else if (MEM_WB_RegWrite && (MEM_WB_Reg_Rd != 0) && (MEM_WB_Reg_Rd ==
33
    ID_EX_Reg_Rt))
34
                     Forward_ALU_B = 2'b01;
                 else
35
                     Forward_ALU_B = 2'b00;
36
37
                 //Select the data input of ID_EX_State_reg
38
                 if(EX_MEM_RegWrite && (MEM_WB_Reg_Rd != 0) && (MEM_WB_Reg_Rd == IF_ID_Reg_Rs))
                     Forward_C = 1;
39
40
                 else
41
                     Forward_C = 0;
42
                 if(EX_MEM_RegWrite && (MEM_WB_Reg_Rd != 0) && (MEM_WB_Reg_Rd == IF_ID_Reg_Rt))
43
44
                     Forward_D = 1;
45
                 else
46
                     Forward_D = 0;
47
             end
48
    endmodule
```

ii. ID stage

Data Hazard

We use the Hazard Detection Unit to detect the *Load-Use Hazard* and stall the pipline by one clock cycle.



```
1    ID/EX.MemRead and
2    ((ID/EX.RegisterRt == IF/ID.RegisterRs) or
3    (ID/EX.RegisterRt == IF/ID.RegisterRt))
```

With the logic shown above, we can get the verilog program belowe.


```
module hazard detection(
 1
 2
         input [4:0] ID_Reg_Rt,
                     IF_Reg_Rs,
 3
 4
                     IF_Reg_Rt,
 5
 6
         input
                     EX MemRead,
 7
                     EX_regWirte,
                     MEM_MemRead,
 8
 9
                     Ins_Beq,
                     Ins_Bne,
10
11
12
         output reg
                          stall,
13
                          flush
14
    );
         initial begin
15
16
             stall = 1'b0;
             flush = 1'b0;
17
18
         always @(*) begin
19
20
             if(EX_MemRead&& ID_Reg_Rt&& ((ID_Reg_Rt == IF_Reg_Rs) || (ID_Reg_Rt ==
     IF_Reg_Rt)))
21
             begin
22
                 stall = 1'b1;
23
                 flush = 1'b1;
             end else if(Ins_Beq || Ins_Bne) begin
24
25
                 if(EX_regWirte && ID_Reg_Rt&&((ID_Reg_Rt == IF_Reg_Rs) || (ID_Reg_Rt ==
     IF_Reg_Rt))) begin
26
                      stall = 1'b1;
27
                     flush = 1'b1;
```

```
28
                 end else if (MEM_MemRead &&ID_Reg_Rt&& ((ID_Reg_Rt == IF_Reg_Rs) || (ID_Reg_Rt
    == IF_Reg_Rt))) begin
29
                     stall = 1'b1;
                     flush = 1'b1;
30
31
                 end else begin
                     stall = 1'b1;
32
33
                     flush = 1'b1;
34
35
             end else begin
                 stall = 1'b0;
36
                 flush = 1'b0;
37
38
             end
39
         end
    endmodule
40
```

Control Hazard

We have limited our concern to hazards involving arithmetic operations and data transfers. However, there are also pipeline hazards involving branches. An instruction must be fetched at every clock cycle to sustain the pipeline, yet in our design the decision about whether to branch doesn't occur until the MEM pipeline stage. This delay in determining the proper instruction to fetch is called a control hazard or branch hazard, in contrast to the data hazards we have just examined.

We assume branch not taken and use dynamic branch prediction. We only change prediction on two successive mispredictions.



```
module HazardDetection (
1
2
        input
                              branchEqID,
3
                              branchNeID,
                              memReadEX,
4
                              regWriteEX,
5
                              memReadMEM,
6
7
                             registerRsID,
        input
                     [4:0]
8
                              registerRtID,
```

```
9
                             registerRtEX,
10
                             registerRdEX,
                             registerRdMEM,
11
12
        output reg
                             stall,
13
                             flush
14
    );
15
16
        initial begin
17
            stall = 1'b0;
            flush = 1'b0;
18
19
        end
20
21
         always @ ( * ) begin
22
            if (memReadEX && registerRtEX && (registerRtEX == registerRsID || registerRtEX ==
    registerRtID)) begin
                 stall = 1'b1;
23
24
                flush = 1'b1;
25
             end else if (branchEqID || branchNeID) begin
26
                 if (regWriteEX && registerRdEX && (registerRdEX == registerRsID |\ |
    registerRdEX == registerRtID)) begin
27
                     stall = 1'b1;
                     flush = 1'b1;
28
29
                 end else if (memReadMEM && registerRdMEM && (registerRdMEM == registerRsID ||
    registerRdMEM == registerRtID)) begin
30
                     stall = 1'b1;
                     flush = 1'b1;
31
                 end else begin
32
33
                     stall = 1'b0;
                     flush = 1'b0;
34
35
                 end
36
            end else begin
                 stall = 1'b0;
37
38
                 flush = 1'b0;
39
             end
40
        end
41
42
    endmodule
```

VII. Instruction Implementation

i. Data tables


opcode	Operation	ALUOp	funct	ALU Control	ALU function
lw	load word	00	XXXXXX	0010	add
sw	store word				
beq	branch equal	01	XXXXXX	0110	subtract
R-type	add	10	100000	0010	add
	subtract		100010	0110	subtract
	AND		100100	0000	AND
	OR		100101	0001	OR
	set-on-less-than		101010	0111	set-on-less-than

The following table shows the setting of the control lines for each instruction in our design.

	Jump	ALUSrc	RegDst	ALUOp	MemWrite	MemRead	Branch	MemtoReg	RegWrite
R-type	0	0	1	10	0	0	0	0	1
addi	0	1	0	00	0	0	0	0	1
andi	0	1	0	00	0	0	0	0	1
slt	0	1	0	00	0	0	0	0	1
beq	0	0	0	01	0	0	1	0	0
bne	0	0	0	01	0	0	1	0	0
lw	0	1	0	00	0	1	0	1	1
sw	0	1	0	00	1	0	0	0	0
j	1	0	0	00	0	0	0	0	0

VIII. SSD and Top Module


The Basys 3 board contains a four-digit common anode SSD. The anodes of the seven LEDs forming each digit are tied together into one "common anode" circuit node, but the LED cathodes remain separate. The common anode signals are available as four "digit enable" input signals to the 4-digit display. The cathodes of similar segments on all four displays are connected into seven circuit nodes labeled CA through CG (so, for example, the four d cathodes from the four digits are grouped together into a single circuit node called "CD"). These seven cathode signals are available as inputs to the 4-digit display. This signal connection scheme makes the cathode signals common to all digits but they can only illuminate the segments of a digit whose corresponding anode signal is asserted.




```
module SSD(Q,out);
 1
 2
         input [3:0] Q;
         output [6:0] out;
 3
         reg [6:0] out;
 4
 5
         always Q(Q) begin
 6
             case(Q)
 7
             4'b0000: out = 7'b0000001;
             4'b0001: out = 7'b1001111;
 8
 9
             4'b0010: out = 7'b0010010;
             4'b0011: out = 7'b0000110;
10
             4'b0100: out = 7'b1001100;
11
             4'b0101: out = 7'b0100100;
12
             4'b0110: out = 7'b0100000;
13
14
             4'b0111: out = 7'b0001111;
15
             4'b1000: out = 7'b0000000;
16
             4'b1001: out = 7'b0000100;
             default: out = 7'b11111110;
17
18
         endcase
19
    end
20
    endmodule
```

IX. RTL Schematic (Optional)

Please check the RTL schematic on the next two pages.



X. Textual Result



By running the instruction memory, we can achieve appendix part.

XI. Conclusion and Discussion

In this project, a MIPS single-cycle processor and a MIPS pipelined processor are modeled, implemented using Verilog and simulated in Vivado. The pipelined processor program is run on a Xilinx FPGA board, which is portal to the Vivado Design Suite. The results on board coincide with the simulation results.

Throughout the implementation process, some unexpected events occurred and time were spent on debugging the modules. The events can be divided into two categories. The following discusses the reasons that led to the events.

- 1. Simulation errors in Verilog HDL
 - For the implementation of the 'and' instruction in the ALU module, logical AND '&&' should be used rather than bitwise AND '&'. Using bitwise AND will lead to problematic results. They are two different logical operations.
 - In the single cycle processor, due to the rising edge in the first clock cycle, if the first instruction is 'lw', error would occur. Therefore, the program counter starts from '-4' instead of '0'.
 - When coding the main processor module, where a large number of wires are connected to run the program, the naming of wires was not paid attention to. This led to error in wire

- connections. The reason is that Verilog is a case-sensitive language. For example, 'WireReg' and 'wireReg' actually refer to different wires, resulting in the error.
- The naming of the pipeline register wasn't consistent for different components, some represented the output of a pipeline and some were the input of a pipeline. It led to some errors when simulating the processor too.
- Besides, during the debug process, we learned that the 'assign' statement used for continuous assignment in Verilog can only drive a value to a net but it cannot assign a value to a register.

2. Unexpected results on FPGA board

Because the events in Verilog mostly happen at 'posedge Clock' or 'negedge Clock', when
the switch spends more than half a clock cycle time in between the 'on' and 'off' position,
the program counter will not be determined and hence leads to varying random numbers.

By accomplishing the project, our understanding of how the central processing unit (CPU) works is deepened through practice. The mechanisms of forwarding and flushing in order to prevent hazards are carefully comprehended during the design process. While theoretical knowledge is the foundation, as programmers, the use of programming language has a series of rules and conventions to follow. Especially for naming, the habit of consistency is important and will save a lot of time in the debug process, no matter what programming project we work on in the future.

X. Reference

Hennessy, & JohnL. (1998). Computer organization and design:the hardware/software interface. Morgan Kaufmann Publishers.

Patterson, D. A., & Hennessy, J. L. (2014). Computer organization and design, fourth edition. Tailieu Vn.

XII. Appendix

1. TextualResult

Single

```
LXT2 info: dumpfile single_cycle.vcd opened for output.
   Texual result of single cycle:
 2
    _____
 3
                   O, CLK = O, PC = Oxfffffffc
 4
    [\$s0] = 0x00000000, [\$s1] = 0x00000000, [\$s2] = 0x000000000
 5
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
 6
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000000
 7
    [\$t1] = 0x00000000, [\$t2] = 0x00000000, [\$t3] = 0x00000000
8
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
9
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
10
11
```

```
12
           0, CLK = 1, PC = 0x000000000
    [\$s0] = 0x000000000, [\$s1] = 0x000000000, [\$s2] = 0x000000000
13
    [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
14
15
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000000
    [\$t1] = 0x000000000, [\$t2] = 0x000000000, [\$t3] = 0x000000000
16
    [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
17
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
18
    _____
19
             1, CLK = 0, PC = 0x000000000
20
    [\$s0] = 0x000000000, [\$s1] = 0x000000000, [\$s2] = 0x000000000
21
    [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
22
    [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
23
    [$t1] = 0x00000000, [$t2] = 0x00000000, [$t3] = 0x00000000
24
    [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
25
26
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
27
                  1, CLK = 1, PC = 0 \times 000000004
28
    Time:
    [\$s0] = 0x000000000, [\$s1] = 0x000000000, [\$s2] = 0x000000000
29
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
30
31
    [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
    [$t1] = 0x00000000, [$t2] = 0x00000000, [$t3] = 0x00000000
32
33
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
    [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
34
35
    Time:
36
                  2, CLK = 0, PC = 0 \times 000000004
    [\$s0] = 0x000000000, [\$s1] = 0x000000000, [\$s2] = 0x000000000
37
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
38
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
39
    [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
40
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
41
    [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
42
    _____
43
44
                   2, CLK = 1, PC = 0x00000008
    [\$s0] = 0x000000000, [\$s1] = 0x000000000, [\$s2] = 0x000000000
45
    [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
46
47
    [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
    [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
48
    [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
49
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
50
    _____
51
    Time: 3, CLK = 0, PC = 0x000000008
52
    [\$s0] = 0x00000020, [\$s1] = 0x00000000, [\$s2] = 0x000000000
53
    [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
54
    [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
55
    [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
56
57
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
    [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
58
    ______
59
60
    Time: 3, CLK = 1, PC = 0x0000000c
```

```
61
     [\$s0] = 0x00000020, [\$s1] = 0x00000000, [\$s2] = 0x000000000
     [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
62
63
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
64
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
     [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
65
     [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
66
67
                     4, CLK = 0, PC = 0x00000000c
68
     [\$s0] = 0x00000037, [\$s1] = 0x00000000, [\$s2] = 0x000000000
69
     [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
70
71
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
72
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
73
     [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
74
75
76
     Time:
                    4, CLK = 1, PC = 0 \times 00000010
     [\$s0] = 0x00000037, [\$s1] = 0x00000000, [\$s2] = 0x000000000
77
     [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
78
     [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
79
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
80
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
81
82
     [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
83
84
                    5, CLK = 0, PC = 0x00000010
     [\$s0] = 0x00000037, [\$s1] = 0x00000000, [\$s2] = 0x000000000
85
     [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
86
     [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
87
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
88
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
89
90
     [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
91
     Time: 5, CLK = 1, PC = 0x00000014
92
     [\$s0] = 0x00000037, [\$s1] = 0x00000000, [\$s2] = 0x000000000
93
     [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
94
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
95
96
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
97
     [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
98
     _____
99
                    6, CLK = 0, PC = 0 \times 00000014
100
     [\$s0] = 0x00000037, [\$s1] = 0x00000000, [\$s2] = 0x000000000
101
     [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
102
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
103
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x000000000
104
     [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
105
     [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
106
107
                    6, CLK = 1, PC = 0x00000018
108
109
     [\$s0] = 0x00000037, [\$s1] = 0x00000000, [\$s2] = 0x000000000
```

```
110
     [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
111
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
112
113
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
     [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
114
115
     Time: 7, CLK = 0, PC = 0x00000018
116
117
     [\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0x00000000
     [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
118
     [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
119
120
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x000000000
     [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
121
     [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
122
     _____
123
124
                   7, CLK = 1, PC = 0 \times 00000001c
     [\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0x000000000
125
     [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
126
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
127
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
128
129
     [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
130
     [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
131
     _____
                   8, CLK = 0, PC = 0 \times 00000001c
132
     Time:
     [\$s0] = 0x000000037, [\$s1] = 0x000000057, [\$s2] = 0xffffffe9
133
     [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
134
135
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
136
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
137
     [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
138
     _____
139
     Time:
140
                   8, CLK = 1, PC = 0x00000020
     [\$s0] = 0x000000037, [\$s1] = 0x000000057, [\$s2] = 0xffffffe9
141
     [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
142
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
143
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
144
145
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
146
     [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
147
                     9, CLK = 0, PC = 0 \times 000000020
148
     [\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0xffffffe9
149
     [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
150
     [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
151
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
152
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
153
     [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
154
155
156
                   9, CLK = 1, PC = 0x00000024
     Time:
     [\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0xffffffe9
157
158
     [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
```

```
159
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
160
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
161
162
     [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
     _____
163
164
                   10, CLK = 0, PC = 0 \times 000000024
165
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0xffffffe9
166
     [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
167
     [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
168
169
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
     [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
170
171
                   10, CLK = 1, PC = 0 \times 000000028
172
     Time:
     [\$s0] = 0x000000037, [\$s1] = 0x000000037, [\$s2] = 0xffffffe9
173
174
     [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
175
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
176
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
177
178
     [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
179
     Time:
180
                  11, CLK = 0, PC = 0x000000028
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x000000000
181
     [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
182
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
183
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
184
      [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
185
     [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
186
     ______
187
188
                   11, CLK = 1, PC = 0x00000002c
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
189
     [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
190
191
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
192
     [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
193
194
     [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
195
     Time: 12, CLK = 0, PC = 0x00000002c
196
197
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
198
     [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
     [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
199
200
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
     [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
201
     [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
202
     _____
203
204
                   12, CLK = 1, PC = 0 \times 000000030
205
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x000000000
     [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
206
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
207
```

```
208
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
     [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
209
210
     [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
211
212
                   13, CLK = 0, PC = 0x00000030
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x000000000
213
214
     [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
215
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
216
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
217
218
     [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
     _____
219
                   13, CLK = 1, PC = 0 \times 000000034
220
     Time:
     [\$s0] = 0x00000037, [\$s1] = 0x000000037, [\$s2] = 0x000000000
221
222
     [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x00000000
223
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
224
225
     [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
226
     [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
227
228
                   14, CLK = 0, PC = 0 \times 000000034
229
     [\$s0] = 0x000000037, [\$s1] = 0x000000037, [\$s2] = 0x000000000
230
     [\$s3] = 0x000000020, [\$s4] = 0x000000000, [\$s5] = 0x000000000
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
231
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
232
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
233
234
      [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
235
236
                   14, CLK = 1, PC = 0 \times 000000038
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
237
     [\$s3] = 0x000000020, [\$s4] = 0x000000000, [\$s5] = 0x000000000
238
     [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
239
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
240
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
241
     [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
242
     _____
243
244
                   15, CLK = 0, PC = 0 \times 000000038
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
245
     [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x00000000
246
247
     [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
      [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
248
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
249
250
     [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
251
252
                   15, CLK = 1, PC = 0x0000003c
     Time:
253
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x000000000
254
     [\$s3] = 0x000000020, [\$s4] = 0x00000001, [\$s5] = 0x000000000
     [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
255
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
256
```

```
257
     [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
258
     [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
259
260
                  16, CLK = 0, PC = 0 \times 00000003c
261
     [\$s0] = 0x000000037, [\$s1] = 0x000000037, [\$s2] = 0x000000000
     [\$s3] = 0x000000020, [\$s4] = 0x00000001, [\$s5] = 0x000000000
262
263
     [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
264
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
265
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
     [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
266
     _____
267
268
                  16, CLK = 1, PC = 0x00000040
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x000000000
269
     [\$s3] = 0x000000020, [\$s4] = 0x00000001, [\$s5] = 0x000000000
270
271
     [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
272
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
     [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
273
274
     [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
275
     _____
276
                  17, CLK = 0, PC = 0x00000040
277
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
278
     [\$s3] = 0x000000020, [\$s4] = 0x00000001, [\$s5] = 0x000000000
279
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
280
     [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
281
     [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
282
     _____
283
284
     Time:
                  17, CLK = 1, PC = 0x00000044
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
285
     [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x000000000
286
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
287
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
288
289
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
     [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
290
     _____
291
292
                  18, CLK = 0, PC = 0x00000044
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
293
     [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x00000000
294
295
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
296
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
297
298
     [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
299
     _____
             18, CLK = 1, PC = 0 \times 000000038
300
     Time:
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
301
302
     [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x00000000
303
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
304
     [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
305
```

```
306
     [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
307
     _____
308
                   19, CLK = 0, PC = 0x00000038
309
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
310
     [\$s3] = 0x000000020, [\$s4] = 0x000000000, [\$s5] = 0x000000000
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
311
312
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
313
     [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
314
     [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
315
316
                   19, CLK = 1, PC = 0x0000003c
     Time:
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
317
      [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
318
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
319
320
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
321
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
     [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
322
323
     Time: 20, CLK = 0, PC = 0x0000003c
324
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
325
326
     [\$s3] = 0x000000020, [\$s4] = 0x000000000, [\$s5] = 0x000000000
327
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
328
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
329
     [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
330
331
332
                    20, CLK = 1, PC = 0x0000007c
333
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
     [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
334
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
335
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
336
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
337
338
     [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
339
     Time: 21, CLK = 0, PC = 0 \times 00000007c
340
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
341
     [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
342
     [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
343
344
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
345
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
      [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
346
347
     _____
                   21, CLK = 1, PC = 0x00000080
348
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
349
     [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
350
351
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
352
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x000000000
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
353
     [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
354
```

```
355
356
                   22, CLK = 0, PC = 0x000000080
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
357
358
     [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
359
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
      [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
360
361
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
362
     [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
363
                    22, CLK = 1, PC = 0x00000084
364
     Time:
365
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
     [\$s3] = 0x000000020, [\$s4] = 0x000000000, [\$s5] = 0x000000000
366
      [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
367
     [$t1] = 0x00000037, [$t2] = 0x000000000, [$t3] = 0x000000000
368
369
     [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
370
     [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
     _____
371
372
                    23, CLK = 0, PC = 0x00000084
373
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
      [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
374
375
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
376
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
      [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
377
      [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
378
379
380
                   23, CLK = 1, PC = 0x00000088
     Time:
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
381
     [\$s3] = 0x000000020, [\$s4] = 0x000000000, [\$s5] = 0x000000000
382
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
383
     [$t1] = 0x00000037, [$t2] = 0x000000000, [$t3] = 0x000000000
384
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
385
     [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
386
     _____
387
388
                    24, CLK = 0, PC = 0 \times 000000088
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
389
390
     [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
     [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
391
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
392
393
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
394
     [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
395
396
     ** VVP Stop(0) **
397
     ** Flushing output streams.
398
     ** Current simulation time is 500000 ticks.
399
     > finish
400
     ** Continue **
```

```
1
    VCD info: dumpfile pipeline.vcd opened for output.
 2
    Texual result of pipeline:
 3
    _____
 4
                   0, CLK = 0, PC = 0x00000000
 5
    [\$s0] = 0x000000000, [\$s1] = 0x000000000, [\$s2] = 0x000000000
    [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
 6
7
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000000
8
    [\$t1] = 0x00000000, [\$t2] = 0x00000000, [\$t3] = 0x00000000
    [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
9
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
10
    _____
11
                  0, CLK = 1, PC = 0x00000004
12
    [\$s0] = 0x000000000, [\$s1] = 0x000000000, [\$s2] = 0x000000000
13
    [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
14
15
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000000
    [$t1] = 0x00000000, [$t2] = 0x00000000, [$t3] = 0x00000000
16
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
17
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
18
    _____
19
20
                   1, CLK = 0, PC = 0x00000004
21
    [\$s0] = 0x000000000, [\$s1] = 0x000000000, [\$s2] = 0x000000000
22
    [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
23
    [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000000
    [\$t1] = 0x000000000, [\$t2] = 0x000000000, [\$t3] = 0x000000000
24
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
25
    [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
26
27
    _____
                  1, CLK = 1, PC = 0x00000008
28
    [\$s0] = 0x000000000, [\$s1] = 0x000000000, [\$s2] = 0x000000000
29
    [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
30
    [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000000
31
    [\$t1] = 0x000000000, [\$t2] = 0x000000000, [\$t3] = 0x000000000
32
    [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
33
    [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
34
    _____
35
36
                   2, CLK = 0, PC = 0 \times 000000008
    [\$s0] = 0x00000000, [\$s1] = 0x00000000, [\$s2] = 0x000000000
37
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
38
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000000
39
    [$t1] = 0x00000000, [$t2] = 0x00000000, [$t3] = 0x00000000
40
    [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
41
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
42
    _____
43
                   2, CLK = 1, PC = 0x00000000c
44
    [\$s0] = 0x000000000, [\$s1] = 0x000000000, [\$s2] = 0x000000000
45
    [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
46
47
    [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000000
    [\$t1] = 0x00000000, [\$t2] = 0x00000000, [\$t3] = 0x00000000
48
    [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
49
```

```
50
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
51
    _____
                  3, CLK = 0, PC = 0 \times 00000000c
52
    Time:
53
    [\$s0] = 0x000000000, [\$s1] = 0x000000000, [\$s2] = 0x000000000
    [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
54
    [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000000
55
    [$t1] = 0x00000000, [$t2] = 0x00000000, [$t3] = 0x00000000
56
57
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
    [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
58
    _____
59
60
                   3, CLK = 1, PC = 0x00000010
    Time:
    [\$s0] = 0x000000000, [\$s1] = 0x000000000, [\$s2] = 0x000000000
61
    [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
62
    [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000000
63
64
    [\$t1] = 0x00000000, [\$t2] = 0x00000000, [\$t3] = 0x00000000
    [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
65
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
66
67
    ______
    Time:
                   4, CLK = 0, PC = 0 \times 00000010
68
    [\$s0] = 0x000000000, [\$s1] = 0x000000000, [\$s2] = 0x000000000
69
70
    [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
71
    [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
72
    [\$t1] = 0x00000000, [\$t2] = 0x00000000, [\$t3] = 0x00000000
    [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
73
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
74
75
    _____
                  4, CLK = 1, PC = 0x00000014
76
77
    [\$s0] = 0x000000000, [\$s1] = 0x000000000, [\$s2] = 0x000000000
    [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
78
    [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
79
    [\$t1] = 0x000000000, [\$t2] = 0x000000000, [\$t3] = 0x000000000
80
    [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
81
    [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
82
    _____
83
    Time: 5, CLK = 0, PC = 0x00000014
84
    [\$s0] = 0x000000000, [\$s1] = 0x000000000, [\$s2] = 0x000000000
85
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
86
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
87
88
    [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
89
    [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
90
91
    _____
                   5, CLK = 1, PC = 0 \times 000000018
92
    [\$s0] = 0x000000000, [\$s1] = 0x000000000, [\$s2] = 0x000000000
93
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
94
95
    [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
96
    [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x000000000
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
97
    [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
98
```

```
_____
99
100
                    6, CLK = 0, PC = 0 \times 000000018
     [\$s0] = 0x000000020, [\$s1] = 0x00000000, [\$s2] = 0x00000000
101
102
     [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
103
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
104
105
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
106
     [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
107
     _____
                    6, CLK = 1, PC = 0x0000001c
108
109
     [\$s0] = 0x00000020, [\$s1] = 0x00000000, [\$s2] = 0x000000000
     [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
110
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
111
     [$t1] = 0x00000037, [$t2] = 0x000000000, [$t3] = 0x000000000
112
113
     [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
     [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
114
     _____
115
                   7, CLK = 0, PC = 0 \times 00000001c
116
     [\$s0] = 0x00000037, [\$s1] = 0x00000000, [\$s2] = 0x000000000
117
     [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
118
119
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
120
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
121
     [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
     [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
122
     _____
123
                    7, CLK = 1, PC = 0x00000020
124
     Time:
     [\$s0] = 0x00000037, [\$s1] = 0x00000000, [\$s2] = 0x00000000
125
     [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
126
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
127
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
128
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
129
     [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
130
     _____
131
132
                   8, CLK = 0, PC = 0 \times 000000020
     [\$s0] = 0x00000037, [\$s1] = 0x00000000, [\$s2] = 0x000000000
133
134
     [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
     [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
135
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
136
     [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
137
138
     [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
     _____
139
                   8, CLK = 1, PC = 0x00000024
140
     Time:
     [\$s0] = 0x00000037, [\$s1] = 0x00000000, [\$s2] = 0x000000000
141
     [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
142
     [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
143
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
144
145
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
     [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
146
147
     ______
```

```
148
                    9, CLK = 0, PC = 0x00000024
     [\$s0] = 0x00000037, [\$s1] = 0x00000000, [\$s2] = 0x000000000
149
     [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
150
151
     [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
152
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
153
154
     [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
155
     _____
156
                  9, CLK = 1, PC = 0 \times 000000024
     [\$s0] = 0x00000037, [\$s1] = 0x00000000, [\$s2] = 0x000000000
157
     [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
158
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
159
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
160
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
161
162
     [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
     _____
163
                  10, CLK = 0, PC = 0x00000024
164
     [\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0x00000000
165
     [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
166
167
     [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
168
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
169
     [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
     [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
170
     _____
171
                  10, CLK = 1, PC = 0x00000028
172
     [\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0x000000000
173
     [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
174
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
175
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x000000000
176
177
     [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
     [$t7] = 0x000000000, [$t8] = 0x000000000, [$t9] = 0x000000000
178
     _____
179
180
                   11, CLK = 0, PC = 0x000000028
     [\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0xffffffe9
181
     [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
182
183
     [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
184
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
185
     [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
186
187
     _____
     Time: 11, CLK = 1, PC = 0x00000002c
188
189
     [\$s0] = 0x000000037, [\$s1] = 0x000000057, [\$s2] = 0xffffffe9
     [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
190
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
191
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
192
193
     [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
194
     [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
     _____
195
196
                12, CLK = 0, PC = 0 \times 00000002c
     Time:
```

```
197
     [\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0xffffffe9
     [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
198
199
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
200
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
201
     [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
     [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
202
203
     _____
204
                   12, CLK = 1, PC = 0x00000002c
205
     [\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0xffffffe9
     [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
206
207
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
208
     [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
209
     [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
210
211
     ______
                  13, CLK = 0, PC = 0 \times 00000002c
212
     Time:
     [\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0xffffffe9
213
     [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
214
     [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
215
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
216
217
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
218
     [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
219
     _____
                   13, CLK = 1, PC = 0 \times 000000030
220
     [\$s0] = 0x000000037, [\$s1] = 0x000000057, [\$s2] = 0xffffffe9
221
222
     [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
223
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
224
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
225
226
     [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
     _____
227
                  14, CLK = 0, PC = 0 \times 000000030
228
229
     [\$s0] = 0x000000037, [\$s1] = 0x000000037, [\$s2] = 0xffffffe9
     [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
230
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
231
232
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
233
234
     [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
235
     ______
236
                   14, CLK = 1, PC = 0x00000030
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0xffffffe9
237
238
     [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
239
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x000000000
240
     [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
241
242
     [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
243
     _____
                  15, CLK = 0, PC = 0 \times 000000030
244
     Time:
245
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0xffffffe9
```

```
246
     [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
247
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
248
249
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
250
     [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
     _____
251
252
                  15, CLK = 1, PC = 0 \times 000000034
253
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0xffffffe9
254
     [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
     [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
255
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
256
257
     [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
258
     [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
     _____
259
260
                   16, CLK = 0, PC = 0x00000034
261
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x000000000
     [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
262
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
263
264
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
     [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
265
266
     [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
267
     _____
268
                  16, CLK = 1, PC = 0x00000038
     Time:
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x000000000
269
     [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
270
     [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
271
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
272
     [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
273
     [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
274
275
     _____
276
                  17, CLK = 0, PC = 0 \times 000000038
     Time:
277
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x000000000
     [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
278
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
279
280
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
281
     [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
     [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
282
283
     _____
284
                   17, CLK = 1, PC = 0x00000038
285
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
     [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
286
287
     [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
288
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
289
     [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
290
291
     ______
292
                   18, CLK = 0, PC = 0 \times 000000038
     Time:
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x000000000
293
     [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
294
```

```
295
     [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
296
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
297
298
     [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
299
     _____
300
     Time:
                  18, CLK = 1, PC = 0x00000038
301
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x000000000
302
     [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
303
     [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x000000000
304
     [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
305
     [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
306
307
     _____
308
                  19, CLK = 0, PC = 0 \times 000000038
     Time:
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x000000000
309
     [\$s3] = 0x000000020, [\$s4] = 0x000000000, [\$s5] = 0x000000000
310
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
311
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
312
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
313
314
     [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
315
     ______
     Time: 19, CLK = 1, PC = 0x0000003c
316
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x000000000
317
     [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
318
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
319
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
320
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
321
     [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
322
     _____
323
324
                   20, CLK = 0, PC = 0 \times 00000003c
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
325
326
     [\$s3] = 0x000000020, [\$s4] = 0x000000000, [\$s5] = 0x000000000
327
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x000000000
328
329
     [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
330
     [$t7] = 0x000000000, [$t8] = 0x000000000, [$t9] = 0x000000000
     _____
331
332
     Time:
                   20, CLK = 1, PC = 0x00000040
333
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x000000000
334
     [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
     [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
335
336
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
     [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
337
     [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
338
     _____
339
340
                   21, CLK = 0, PC = 0 \times 000000040
341
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x000000000
     [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
342
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
343
```

```
344
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
345
     [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
346
     [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
347
     _____
                   21, CLK = 1, PC = 0 \times 000000040
348
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x000000000
349
350
     [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
351
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
352
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
353
354
     [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
355
     _____
                   22, CLK = 0, PC = 0 \times 000000040
356
     Time:
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
357
358
     [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x00000000
359
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
360
     [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
361
362
     [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
363
     _____
                   22, CLK = 1, PC = 0x00000044
364
365
     [\$s0] = 0x000000037, [\$s1] = 0x000000037, [\$s2] = 0x000000000
366
     [\$s3] = 0x000000020, [\$s4] = 0x000000000, [\$s5] = 0x000000000
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
367
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
368
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
369
370
     [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
     _____
371
372
                   23, CLK = 0, PC = 0x00000044
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x000000000
373
     [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x00000000
374
375
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
376
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
377
378
     [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
     _____
379
                   23, CLK = 1, PC = 0x00000048
380
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
381
382
     [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x00000000
383
     [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
384
385
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
     [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
386
     _____
387
                   24, CLK = 0, PC = 0x00000048
388
     Time:
389
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x000000000
390
     [\$s3] = 0x000000020, [\$s4] = 0x00000001, [\$s5] = 0x000000000
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
391
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
392
```

```
393
     [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
394
     [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
395
     _____
396
                   24, CLK = 1, PC = 0x00000038
397
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x000000000
     [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x000000000
398
399
     [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
400
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
401
     [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
402
403
     _____
                   25, CLK = 0, PC = 0 \times 000000038
404
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x000000000
405
     [\$s3] = 0x000000020, [\$s4] = 0x00000001, [\$s5] = 0x000000000
406
407
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x000000000
408
     [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
409
410
     [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
     _____
411
412
                   25, CLK = 1, PC = 0 \times 00000003c
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x000000000
413
414
     [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x00000000
415
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
416
     [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
417
     [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
418
419
     _____
                   26, CLK = 0, PC = 0x0000003c
420
     Time:
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
421
     [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x000000000
422
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
423
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
424
425
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
     [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
426
     _____
427
428
                   26, CLK = 1, PC = 0 \times 000000040
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
429
     [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x00000000
430
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
431
432
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
433
434
     [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
     _____
435
                   27, CLK = 0, PC = 0x00000040
436
     Time:
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
437
438
     [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x00000000
439
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
440
     [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
441
```

```
442
     [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
     _____
443
                   27, CLK = 1, PC = 0x00000040
444
     Time:
445
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
     [\$s3] = 0x000000020, [\$s4] = 0x00000001, [\$s5] = 0x000000000
446
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
447
448
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
449
     [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
450
     [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
     _____
451
452
                   28, CLK = 0, PC = 0x00000040
     Time:
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
453
     [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x000000000
454
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
455
456
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
457
     [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
458
459
     ______
     Time:
460
                   28, CLK = 1, PC = 0x0000007c
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
461
462
     [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x00000000
463
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
464
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
465
     [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
466
467
     _____
                   29, CLK = 0, PC = 0x0000007c
468
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
469
     [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
470
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
471
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
472
     [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
473
474
     [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
     _____
475
                  29, CLK = 1, PC = 0 \times 000000080
476
477
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
     [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
478
     [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
479
480
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
481
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
     [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
482
483
     _____
484
                   30, CLK = 0, PC = 0 \times 000000080
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
485
     [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
486
487
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
488
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x000000000
     [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
489
     [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
490
```

```
491
     _____
492
                   30, CLK = 1, PC = 0x000000084
493
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
494
     [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
495
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x000000000
496
497
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
498
     [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
499
     _____
                   31, CLK = 0, PC = 0x000000084
500
     Time:
501
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
502
     [\$s3] = 0x000000020, [\$s4] = 0x000000000, [\$s5] = 0x000000000
503
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
     [$t1] = 0x00000037, [$t2] = 0x000000000, [$t3] = 0x000000000
504
505
     [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
506
     [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
     _____
507
508
                   31, CLK = 1, PC = 0x000000088
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
509
     [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
510
     [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
511
512
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
513
     [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
     [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
514
     _____
515
                   32, CLK = 0, PC = 0x00000088
516
     Time:
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
517
     [\$s3] = 0x000000020, [\$s4] = 0x000000000, [\$s5] = 0x000000000
518
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
519
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
520
     [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
521
522
     [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
     _____
523
                   32, CLK = 1, PC = 0x0000008c
524
525
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
526
     [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
     [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
527
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
528
529
     [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
530
     [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
     _____
531
532
                   33, CLK = 0, PC = 0x0000008c
     Time:
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
533
     [\$s3] = 0x000000020, [\$s4] = 0x000000000, [\$s5] = 0x000000000
534
     [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
535
536
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
537
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
     [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
538
539
     ______
```

```
540
                   33, CLK = 1, PC = 0x00000090
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
541
     [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
542
     [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
543
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
544
545
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
546
     [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
     _____
547
548
                   34, CLK = 0, PC = 0 \times 000000090
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
549
     [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
550
     [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
551
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
552
     [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
553
     [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
554
     _____
555
556
     ** VVP Stop(0) **
557
     ** Flushing output streams.
558
     ** Current simulation time is 700000 ticks.
559
     > finish
560
    ** Continue **
```

2. adder.v

```
module adder(
 1
 2
         input [31:0] a,
         input [31:0] b,
 3
 4
         output [31:0] sum
 5
        );
        reg [31:0] sum;
 6
 7
        always @(a or b)
 8
             begin
                 sum = a + b;
9
10
             end
11
    endmodule
```

3. ALU_control.v

```
module ALU_control(
funct,ALUOp,ALUCtrl
);
input [5:0] funct;
input [1:0] ALUOp;
output [3:0] ALUCtrl;
reg [3:0] ALUCtrl;
```

```
8
         always @ (funct or ALUOp)
9
        begin
10
            case(ALUOp)
                 2'b00: assign ALUCtrl = 4'b0010;
11
12
                 2'b01: assign ALUCtrl = 4'b0110;
13
                 2'b10:
14
                     begin
                         if (funct == 6'b100000)
                                                      assign ALUCtrl = 4'b0010;
15
16
                         else if (funct == 6'b100010) assign ALUCtrl = 4'b0110;
17
                         else if (funct == 6'b100100) assign ALUCtrl = 4'b0000;
                         else if (funct == 6'b100101) assign ALUCtrl = 4'b0001;
18
                         else if (funct == 6'b101010) assign ALUCtrl = 4'b0111;
19
20
                     end
21
                 2'b11:
22
                     assign ALUCtrl = 4'b0000;
23
            endcase
24
        end
25
   endmodule
```

4. ALU.v

```
module ALU(
 1
 2
         ALUCtrl,a,b,zero,ALU_result
 3
         );
 4
         input [3:0] ALUCtrl;
 5
         input [31:0] a, b;
 6
         output zero;
 7
         output [31:0] ALU_result;
 8
         reg zero;
 9
         reg [31:0] ALU_result;
10
         always @ (a or b or ALUCtrl)
11
         begin
12
             case (ALUCtrl)
                 4'b0000:
13
14
                 begin
15
                     assign ALU_result = a & b;
16
                     assign zero = (a \& b == 0) ? 1:0;
17
                 end
                 4'b0001:
18
19
                 begin
20
                     assign ALU_result = a | b;
21
                     assign zero = (a \mid b == 0) ? 1:0;
22
                 end
                 4'b0010:
23
24
                 begin
25
                     assign ALU_result = a + b;
26
                     assign zero = (a + b == 0) ? 1:0;
27
                 end
28
                 4'b0110:
```

```
29
                 begin
30
                     assign ALU_result = a - b;
                     assign zero = ( a == b) ? 1:0;
31
32
                 end
33
                 4'b0111:
34
                 begin
35
                     assign ALU_result = (a < b) ? 1:0;</pre>
                     assign zero = (a < b) ? 0:1;
36
37
                 end
38
                 default:
39
                 begin
40
                     assign ALU_result = a;
                     assign zero = (a == 0) ? 1:0;
41
42
                 end
43
             endcase
44
         end
    endmodule
45
```

5. data_memory.v

```
module data_memory (
 1
 2
        input
                          clk,
 3
        input
                          MemRead,
 4
                          MemWrite,
                  [31:0] address,
 5
        input
 6
                          write_data,
 7
                  [31:0] read_data
        output
 8
    );
 9
10
        parameter
                          size = 64; // size of data register_memory
        integer
                          i;
11
12
        wire
                  [31:0] index;
13
        reg
                  [31:0] register_memory [0:size-1];
14
        assign index = address >> 2; // address/4
15
16
17
18
        initial begin
            for (i = 0; i < size; i = i + 1)
19
                register_memory[i] = 32'b0;
20
21
            // read_data = 32'b0;
22
            // wire can not be set within a initial.
23
        end
24
25
        always @ ( posedge clk ) begin
26
             if (MemWrite == 1'b1) begin
27
                 register_memory[index] = write_data;
28
            end
29
        end
```

```
30
31    assign read_data = (MemRead == 1'b1)?register_memory[index]:32'b0;
32    endmodule
```

6. forwarding_unit.v

```
module Forward (
 1
 2
         input
                     [4:0]
                             registerRsID,
 3
                             registerRtID,
 4
                             registerRsEX,
 5
                             registerRtEX,
                             registerRdMEM,
 6
 7
                             registerRdWB,
                             regWriteMEM,
 8
         input
 9
                             regWriteWB,
10
         output reg [1:0]
                             forwardA,
                             forwardB,
11
12
         output reg
                             forwardC,
13
                             forwardD
    );
14
15
16
         initial begin
17
            forwardA = 2'b00;
            forwardB = 2'b00;
18
            forwardC = 1'b0;
19
            forwardD = 1'b0;
20
21
         end
22
23
         always @ ( * ) begin
24
             if (regWriteMEM && registerRdMEM && registerRdMEM == registerRsEX)
25
                 forwardA = 2'b10;
26
             else if (regWriteWB && registerRdWB && registerRdWB == registerRsEX)
27
                 forwardA = 2'b01;
28
             else
                 forwardA = 2'b00;
29
30
             if (regWriteMEM && registerRdMEM && registerRdMEM == registerRtEX)
31
                 forwardB = 2'b10;
32
             else if (regWriteWB && registerRdWB && registerRdWB == registerRtEX)
33
                 forwardB = 2'b01;
34
             else
35
36
                 forwardB = 2'b00;
37
             if (regWriteMEM && registerRdMEM && registerRdMEM == registerRsID)
38
39
                 forwardC = 1'b1;
40
             else
                 forwardC = 1'b0;
41
42
43
             if (regWriteMEM && registerRdMEM && registerRdMEM == registerRtID)
```

7. hazard_detection.v

```
module HazardDetection (
 1
 2
         input
                             branchEqID,
 3
                             branchNeID,
                             memReadEX,
 4
 5
                             regWriteEX,
 6
                             memReadMEM,
                             registerRsID,
 7
         input
                     [4:0]
 8
                             registerRtID,
 9
                             registerRtEX,
10
                             registerRdEX,
                             registerRdMEM,
11
12
        output reg
                             stall,
13
                             flush
14
    );
15
16
        initial begin
            stall = 1'b0;
17
            flush = 1'b0;
18
19
        end
20
21
         always @ ( * ) begin
            if (memReadEX && registerRtEX && (registerRtEX == registerRsID || registerRtEX ==
22
    registerRtID)) begin
23
                 stall = 1'b1;
                 flush = 1'b1;
24
             end else if (branchEqID || branchNeID) begin
25
26
                 if (regWriteEX && registerRdEX && (registerRdEX == registerRsID ||
    registerRdEX == registerRtID)) begin
                     stall = 1'b1;
27
                     flush = 1'b1;
28
29
                 end else if (memReadMEM && registerRdMEM && (registerRdMEM == registerRsID ||
    registerRdMEM == registerRtID)) begin
30
                     stall = 1'b1;
31
                     flush = 1'b1;
32
                 end else begin
33
                     stall = 1'b0;
34
                     flush = 1'b0;
35
                 end
36
             end else begin
37
                 stall = 1'b0;
```

```
38 flush = 1'b0;
39 end
40 end
41
42 endmodule // HazardDetection
```

8. instruction_memory.v

```
module instruction_memory (
 1
 2
                     [31:0] address,
         input
 3
        output
                     [31:0] instruction
 4
    );
 5
        parameter size = 128; // you can change here, size is the max size of memory
 6
 7
        integer i;
 8
        // initialize memory
 9
        reg [31:0] memory [0:size-1];
10
        // clear all memory to nop
        initial begin
11
            for (i = 0; i < size; i = i + 1)
12
13
                memory[i] = 32'b0;
            // include the instruction_memory
14
15
             `include "InstructionMem_for_P2_Demo.txt"
16
         end
        // Output the menmory at address
17
18
         assign instruction = memory[address >> 2];
19
20
    endmodule
```

9. Mux_N_bit.v

```
module Mux_N_bit(in1,in2,out,select);
parameter N = 32;
input[N-1:0] in1,in2;
input select;
output[N-1:0] out;
assign out = select?in2:in1;
endmodule
```

10. pc.v

```
module PC (
1
2
        input
                             clk,
3
                             PCWrite,
4
        input
                     [31:0]
5
        output reg
                   [31:0]
   );
6
7
```

```
8
         initial begin
 9
             out = 32'b0;
10
         end
11
12
         always @ (posedge clk) begin
13
             if (PCWrite)
                 out <= in;
14
15
         end
16
17
    endmodule
```

11. pipeline.v

```
module Pipeline(
 2
        input clk
    );
 3
 4
 5
        wire
                         reset;
 6
        assign
                         reset = 1'b0;
 7
        // Wire in IF stage
 8
        wire
                 [31:0] PC_in_IF,
                         PC_out_IF,
 9
10
                         PC_add4_IF,
                         instrustion_IF,
11
                         branch_result_IF;
12
13
14
        wire
                         stall,
15
                         IF_ID_Write,
                         IF_ID_flush;
16
        // wire in ID stage input of IDEX state regsiter, output of state regsiter start with
17
    ΕX
18
        wire
                 [31:0] ID_EX_PC_add4,
19
                         ID_EX_PC_add4_res,
20
                         ID_EX_instrustion,
                         ID_EX_reg_read_data_1,
21
22
                         ID_EX_reg_read_data_2,
                         ID_EX_reg_read_new_data_1,
23
24
                         ID_EX_reg_read_new_data_2,
25
                         ID_EX_sign_extend,
                         ID_EX_jump_addr;
26
27
28
        wire
                 [4:0]
                         ID_EX_Reg_Rs,
                         ID_EX_Reg_Rt,
29
                         ID_EX_Reg_Rd;
30
31
32
        wire
                 [1:0]
                         ID_EX_alu_op;
33
        // Control signals
        wire
                         ID_EX_regDst,
34
35
                         ID_EX_branchEq,
```

```
ID_EX_branchNeq,
36
                         ID_EX_memRead,
37
                         ID_EX_memtoReg,
38
                         ID_EX_memWrite,
39
                         ID_EX_aluSrc,
40
41
                         ID_EX_regWrite,
                         ID_EX_branch,
42
                         ID_EX_jump,
43
44
        // comparasions
45
                         ID_EX_equal_reg_read_data;
46
47
        // Wire in EX/MEM
        wire
                 [31:0] EX_MEM_reg_read_data_1,
48
49
                         EX_MEM_reg_read_data_2,
50
                         EX_MEM_sign_extend,
51
                         // output of mux
52
53
                         EX_MEM_alu_in_one,
54
                         EX_MEM_alu_in_two,
                         EX_MEM_alu_temp_two,
55
56
                         EX_MEM_alu_result;
57
58
        wire
                 [4:0]
                         EX_MEM_reg_Rs,
                         EX_MEM_reg_Rt,
59
60
                         EX_MEM_reg_Rd,
61
                         EX_reg;
62
63
        wire
                 [3:0]
                         EX_MEM_alu_control;
64
65
66
        wire
                 [1:0]
                         EX_MEM_alu_op;
                         EX_MEM_regDst,
67
        wire
                         EX_MEM_memRead,
68
                         EX_MEM_memtoReg,
69
                         EX_MEM_memWrite,
70
71
                         EX_MEM_regWrite,
72
                         EX_MEM_aluSrc,
73
                         EX_MEM_aluZero;
74
        // wire in MEM/WB
75
        wire
76
                 [31:0] MEM_WB_alu_result,
77
                         MEM_WB_reg_read_data_2,
78
                         MEM_WB_D_MEM_read_data;
79
                 [4:0]
80
        wire
                         MEM_register;
81
                         MEM_WB_memRead,
82
        wire
83
                         MEM_WB_memtoReg,
84
                         MEM_WB_memWrite,
```

```
85
                            MEM_WB_regWrite;
86
          // wire in WB
87
88
89
          wire
                   [31:0] WB_alu_result,
90
                            WB_D_MEM_read_data,
91
                            WB_D_MEM_read_addr,
                            WB_write_data;
92
93
                   [4:0]
                            WB_register;
94
          wire
                            WB_memtoReg,
95
          wire
                            WB_regWrite;
96
          // Data hazard
97
98
          wire
                   [1:0]
                            forward_A,
                            forward B;
99
100
                            forward_C,
101
          wire
102
                            forward_D;
103
104
105
          assign PC add4 IF = PC out IF + 4;
106
107
          // assign PC_in_IF = PC_add4_IF;
108
          // IF stage
109
          assign pc_wirte = ~stall;
          PC program_counter(
110
               .clk(clk),
111
112
              .PCWrite(pc_wirte),
              .in(PC_in_IF),
113
114
               .out(PC_out_IF)
115
          );
116
117
          instruction_memory ins_mem(
               .address(PC_out_IF),
118
               . \verb|instruction| (\verb|instrustion_IF)|
119
120
          );
121
          // IF/ID
122
123
          wire IF_Flush;
          assign IF_ID_Write = ~stall;
124
125
          IF_ID_Reg State_IF_ID(
126
               .clk(clk),
127
               .reset(reset),
               . {\tt PC\_plus4\_in}({\tt PC\_add4\_IF}) \; \text{,} \\
128
               .instruction_in(instruction_IF),
129
               .IF_ID_Write(IF_ID_Write),
130
               .IF_Flush(IF_Flush),
131
               .PC_plus4_out(ID_EX_PC_add4),
132
133
               . \verb|instruction_out(ID_EX_instruction)|\\
```

```
134
         );
         // ID stage
135
136
         assign ID_EX_Reg_Rs = ID_EX_instruction[25:21];
         assign ID_EX_Reg_Rt = ID_EX_instruction[20:16];
137
138
         assign ID_EX_Reg_Rd = ID_EX_instruction[15:11];
139
140
         wire ins_Beq,ins_Bne;
141
142
         Control control(
              .op_code(ID_EX_instruction[31:26]),
143
              .ALUOp(ID_EX_alu_op),
144
145
              .RegDst(ID EX regDst),
146
              .Jump(ID_EX_jump),
147
              .Ins_Beq(ins_Beq),
              .Ins Bne(ins Bne),
148
              .MemRead(ID_EX_memRead),
149
              .MemtoReg(ID_EX_memtoReg),
150
              .MemWrite(ID_EX_memWrite),
151
152
              .ALUSrc(ID_EX_aluSrc),
              .RegWrite(ID_EX_regWrite)
153
154
         );
155
         Registers register(
156
              .clk(clk),
              .regWrite(WB_regWrite),
157
             // .write_data(WB_D_MEM_read_data),
158
              .read_register_1(ID_EX_Reg_Rs),
159
              .read_register_2(ID_EX_Reg_Rt),
160
161
              .write_register(WB_register),
162
              .write_data(WB_write_data),
              .read_data_1(ID_EX_reg_read_data_1),
163
              .read_data_2(ID_EX_reg_read_data_2)
164
165
         );
166
         sign_extension sign(
167
              .shortInput(ID EX instrustion[15:0]),
168
              .longOutput(ID_EX_sign_extend)
169
170
         );
         assign ID_EX_reg_read_new_data_1 = (forward_C)?
171
     MEM WB alu result: ID EX reg read data 1;
172
         assign ID_EX_reg_read_new_data_2 = (forward_D)?
     MEM_WB_alu_result:ID_EX_reg_read_data_2;
173
         assign ID_EX_PC_add4_res = ID_EX_PC_add4 + (ID_EX_sign_extend<<2);</pre>
174
         assign ID_EX_jump_addr = {ID_EX_PC_add4[31:28],ID_EX_instruction[25:0],2'b0};
175
         assign ID_EX_equal_reg_read_data = (ID_EX_reg_read_new_data_1 ==
     ID EX reg read new data 2);
         assign ID_EX_branch = (ins_Beq && ID_EX_equal_reg_read_data) || (ins_Bne &&!
176
     ID_EX_equal_reg_read_data);
177
         assign branch_result_IF = (ID_EX_branch == 1'b0)?PC_add4_IF:ID_EX_PC_add4_res;
178
```

```
assign PC in IF = (ID EX jump == 1'b0)?branch result IF:ID EX jump addr;
179
180
          assign IF Flush = (ID EX jump||ID EX branch);
181
          wire ID_EX_flush;
          ID_EX_Reg idex(
182
183
              Input
184
              .clk(clk),
185
              .reset(reset),
              .flush(ID EX flush),
186
187
              .RegDst(ID_EX_regDst),
              .MemtoReg(ID_EX_memtoReg),
188
              .MemRead(ID_EX_memRead),
189
              .MemWrite(ID EX memWrite),
190
191
              .ALUSrc(ID EX aluSrc),
192
              .RegWrite(ID_EX_regWrite),
              .ALUop(ID EX alu op),
193
194
              .reg_read_data_1(ID_EX_reg_read_data_1),
              .reg_read_data_2(ID_EX_reg_read_data_2),
195
              .extended imm(ID EX sign extend),
196
197
              .IF_ID_Register_Rs(ID_EX_Reg_Rs),
198
              .IF_ID_Register_Rt(ID_EX_Reg_Rt),
199
              .IF_ID_Register_Rd(ID_EX_Reg_Rd),
200
201
          // output
202
              .out_RegDst(EX_MEM_regDst),
203
              .out MemRead(EX MEM memRead),
204
              .out_MemtoReg(EX_MEM_memtoReg),
              .out_MemWrite(EX_MEM_memWrite),
205
206
              .out_ALUSrc(EX_MEM_aluSrc),
              .out_RegWrite(EX_MEM_regWrite),
207
208
              .reg_read_data_1_out(EX_MEM_reg_read_data_1),
209
              .reg_read_data_2_out(EX_MEM_reg_read_data_2),
210
              .extended_imm_out(EX_MEM_sign_extend),
              .IF_ID_Register_Rs_out(EX_MEM_reg_Rs),
211
212
              .IF_ID_Register_Rd_out(EX_MEM_reg_Rd),
213
              .IF ID Register Rt out(EX MEM reg Rt),
              .ALUop_out(EX_MEM_alu_op)
214
215
         );
216
217
          HazardDetection hazard(
218
              .branchEqID(ins_Beq),
219
              .branchNeID(ins_Bne),
220
              . {\tt memReadEX} ({\tt EX\_MEM\_memRead}) \; , \\
221
              .regWriteEX(EX_MEM_regWrite),
222
              .memReadMEM(MEM_WB_memRead),
223
              .registerRsID(ID EX Reg Rs),
              .registerRtID(ID EX Reg Rt),
224
225
              .registerRtEX(EX_MEM_reg_Rt),
226
              .registerRdEX(EX_reg),
227
              .registerRdMEM(MEM register),
```

```
.stall(stall),
228
              .flush(ID_EX_flush)
229
          );
230
231
232
233
234
          // EX
235
          ALU_control alu_control(
236
              .funct(EX_MEM_sign_extend[5:0]),
237
              .ALUOp(EX_MEM_alu_op),
238
              .ALUCtrl(EX_MEM_alu_control)
239
          );
240
241
          Mux_32bit_3to1 forward_A_Mux(
242
              .in00(EX MEM reg read data 1),
              .in01(WB_write_data),
243
244
              .in10(MEM_WB_alu_result),
245
              .control(forward_A),
              .{\tt mux\_out}({\tt EX\_MEM\_alu\_in\_one})
246
          );
247
248
249
          Mux 32bit 3to1 forward B Mux(
250
              .in00(EX_MEM_reg_read_data_2),
251
              .in01(WB_write_data),
252
              .in10(MEM WB alu result),
253
              .control(forward_B),
254
              .mux_out(EX_MEM_alu_temp_two)
255
          );
256
257
          assign EX MEM alu in two = (EX MEM aluSrc == 1'b0)?
      EX_MEM_alu_temp_two:EX_MEM_sign_extend;
          // Register stored in EX/MEM
258
259
          assign EX_reg = (EX_MEM_regDst == 0)?EX_MEM_reg_Rt:EX_MEM_reg_Rd;
260
          ALU alu(
261
262
              .a(EX_MEM_alu_in_one),
263
              .b(EX_MEM_alu_in_two),
264
              .ALUCtrl(EX_MEM_alu_control),
265
              .ALU_result(EX_MEM_alu_result),
266
              .zero(EX_MEM_aluZero)
267
          );
268
269
          // EX/MEM
270
          EX_MEM_Reg exmem(
271
              .clk(clk),
              .reset(reset),
272
273
              .ALU_result(EX_MEM_alu_result),
274
              .reg_read_data_2(EX_MEM_alu_temp_two),
275
              . \\ ID_EX_Regsiter_Rd(EX_reg) \, , \\
```

```
// output
276
277
              .ALU result out (MEM WB alu result),
278
              .reg_read_data_2_out(MEM_WB_reg_read_data_2),
              .EX_MEM_Regsiter_Rd_out(MEM_register)
279
280
          );
281
          reg [31:0] buffer,buffer1,buffer2,buffer3;
282
          always @(posedge clk)begin
283
284
            buffer <= EX_MEM_regWrite;</pre>
285
            buffer1 <= EX_MEM_memRead;</pre>
286
            buffer2 <= EX_MEM_memtoReg;</pre>
287
            buffer3 <= EX MEM memWrite;</pre>
288
          end
289
          assign MEM_WB_regWrite = buffer;
290
          assign MEM WB memRead = buffer1;
          assign MEM_WB_memtoReg = buffer2;
291
292
          assign MEM_WB_memWrite = buffer3;
293
          data memory dm(
294
              .clk(clk),
              . {\tt MemRead} \, ({\tt MEM\_WB\_memRead}) \, ,
295
296
              .MemWrite(MEM_WB_memWrite),
297
              .address(MEM WB alu result),
298
              .write_data(MEM_WB_reg_read_data_2),
299
              .read_data(MEM_WB_D_MEM_read_data)
300
          );
301
302
          // MEM/WB
303
          MEM_WB_Reg mem_wb(
304
              .RegWrite(MEM_WB_regWrite),
305
              .MemtoReg(MEM WB memtoReg),
              .D_MEM_read_data_in(MEM_WB_D_MEM_read_data),
306
307
              .ALU_result(MEM_WB_alu_result),
308
              .EX_MEM_Reg_Rd(MEM_register),
              .clk(clk),
309
310
              .reset(reset),
              \tt .D\_MEM\_read\_data\_out(WB\_D\_MEM\_read\_data),\\
311
312
              .D_MEM_read_addr_out(WB_D_MEM_read_addr),
313
              .RegWrite_out(WB_regWrite),
314
              .MemtoReg_out(WB_memtoReg),
315
              .MEM_WB_Reg_Rd(WB_register)
316
          );
317
318
319
          assign WB_write_data = (WB_memtoReg == 0) ? WB_D_MEM_read_addr:WB_D_MEM_read_data;
320
321
          Forward forwad(
322
              .registerRsID(ID_EX_Reg_Rs),
323
              .registerRtID(ID_EX_Reg_Rt),
324
              .registerRsEX(EX_MEM_reg_Rs),
```

```
325
              .registerRtEX(EX_MEM_reg_Rt),
326
              .registerRdMEM(MEM_register),
              .registerRdWB(WB_register),
327
328
              .regWriteMEM(MEM_WB_regWrite),
              .regWriteWB(WB_regWrite),
329
330
              .forwardA(forward_A),
              .forwardB(forward_B),
331
332
              .forwardC(forward_C),
333
              .forwardD(forward_D)
334
          );
335
336
337
338
     // MEM_WB_RegWrite
339
     endmodule
340
     // 3-to-1 MUX for forwarding
341
342
343
     module Mux_32bit_3to1 (in00, in01, in10, mux_out, control);
          input [31:0] in00, in01, in10;
344
345
          output [31:0] mux_out;
          input [1:0] control;
346
347
          reg [31:0] mux_out;
348
          always @(in00 or in01 or in10 or control)
349
          begin
350
              case(control)
351
              2'b00:mux_out<=in00;
              2'b01:mux_out<=in01;
352
353
              2'b10:mux_out<=in10;
354
              default: mux_out<=in00;</pre>
355
              endcase
356
          end
357
     endmodule
358
359
     module HazardDetection (
360
          input
                               branchEqID,
361
                               branchNeID,
362
                               memReadEX,
363
                               regWriteEX,
364
                               memReadMEM,
365
          input
                      [4:0]
                               registerRsID,
366
                               registerRtID,
367
                               registerRtEX,
368
                               registerRdEX,
369
                               registerRdMEM,
370
                               stall,
          output reg
371
                               flush
372
     );
373
```

```
374
         initial begin
375
             stall = 1'b0;
             flush = 1'b0;
376
377
         end
378
379
         always @ ( * ) begin
             if (memReadEX && registerRtEX && (registerRtEX == registerRsID || registerRtEX ==
380
     registerRtID)) begin
381
                 stall = 1'b1;
382
                 flush = 1'b1;
383
             end else if (branchEqID || branchNeID) begin
384
                  if (regWriteEX && registerRdEX && (registerRdEX == registerRsID ||
     registerRdEX == registerRtID)) begin
385
                      stall = 1'b1;
386
                      flush = 1'b1;
                  end else if (memReadMEM && registerRdMEM && (registerRdMEM == registerRsID ||
387
     registerRdMEM == registerRtID)) begin
388
                      stall = 1'b1;
389
                      flush = 1'b1;
                  end else begin
390
391
                      stall = 1'b0;
                      flush = 1'b0;
392
393
                  end
394
             end else begin
395
                  stall = 1'b0;
396
                  flush = 1'b0;
397
             end
398
         end
399
400
     endmodule
```

12. pipe_test.v

```
module pipeline_tb;
 1
 2
       integer i = 0;
 3
       // Inputs
 4
       reg clk;
       \//\ Instantiate the Unit Under Test (UUT)
 5
       Pipeline uut (
 6
 7
           .clk(clk)
8
       );
9
       initial begin
10
           // Initialize Inputs
           clk = 0;
11
           $dumpfile("pipeline.vcd");
12
13
           $dumpvars(1, uut);
14
           $display("Texual result of pipeline:");
           $display("========"");
15
           #700;
16
```

```
17
            $stop;
18
        end
19
        always #10 begin
            $display("Time: %d, CLK = %d, PC = 0x%H", i, clk, uut.PC_out_IF);
20
21
            \frac{1}{5} $\display("[\$s0] = 0x\%H, [\$s1] = 0x\%H, [\$s2] = 0x\%H",
    uut.register.register_memory[16], uut.register.register_memory[17],
    uut.register.register_memory[18]);
            \frac{1}{5} $\display("[\$s3] = 0x\h, [\$s4] = 0x\h, [\$s5] = 0x\h'',
22
    uut.register.register_memory[19], uut.register.register_memory[20],
    uut.register.register_memory[21]);
            \frac{1}{50} = 0x\%H, [$s7] = 0x%H, [$t0] = 0x%H",
23
    uut.register.register memory[22], uut.register.register memory[23],
    uut.register_memory[8]);
24
            display("[$t1] = 0x\%H, [$t2] = 0x\%H, [$t3] = 0x\%H",
    uut.register.register memory[9], uut.register.register memory[10],
    uut.register.register_memory[11]);
            display("[$t4] = 0x\%H, [$t5] = 0x\%H, [$t6] = 0x\%H",
25
    uut.register.register_memory[12], uut.register.register_memory[13],
    uut.register.register_memory[14]);
             display("[$t7] = 0x\%H, [$t8] = 0x\%H, [$t9] = 0x\%H",
26
    uut.register.register_memory[15], uut.register.register_memory[24],
    uut.register.register memory[25]);
27
            $display("======="");
28
            clk = ~clk;
29
            if (\sim clk) i = i + 1;
30
        end
31
    endmodule
```

13. register.v

```
module Registers(
 1
 2
         input
                     clk,
 3
                     regWrite,
 4
         input
                     [4:0]
                             read_register_1,
                                                  read_register_2,
 5
         input
                     [4:0]
                             write_register,
 6
         input
                     [31:0] write_data,
 7
                     [31:0] read data 1, read data 2
         output
    );
 8
                                        // 32-bit CPU, $0 - $31
 9
         parameter size = 32;
10
         reg [31:0] register_memory [0:size-1];
         integer i;
11
12
13
         initial begin
             for (i = 0; i < size; i = i + 1)
14
15
                 register_memory[i] = 32'b0;
16
         end
         assign read_data_1 = register_memory[read_register_1];
17
18
         assign read_data_2 = register_memory[read_register_2];
19
         always @(negedge clk) begin
```

14. sign_extension.v

```
module sign extension(
2
       shortInput, longOutput
3
       );
4
       input [15:0] shortInput;
       output [31:0] longOutput;
5
       // reg [31:0] longOutput;
6
       assign longOutput[15:0] = shortInput[15:0];
7
       assign longOutput[31:16] = shortInput[15]?16'b1111_1111_1111_1111:16'b0;
8
   endmodule
```

15. state_register.v

```
module IF_ID_Reg(
 1
 2
             // Data input
             input [31:0]
 3
                                PC_plus4_in,instruction_in,
             // Control signal input
 4
 5
             input
                                IF_ID_Write, IF_Flush, clk, reset,
 6
             // output
 7
             output [31:0]
                                PC_plus4_out,instruction_out
 8
    );
 9
             reg [31:0] PC_plus4_out, instruction_out;
10
11
             initial begin
                 PC_plus4_out <= 32'b0;</pre>
12
                 instruction_out <= 32'b0;</pre>
13
14
             end
             always @(posedge clk or posedge reset)
15
             begin if (reset == 1'b1|| IF Flush == 1'b1) begin
16
                     PC_plus4_out <= 32'b0;
17
18
                      instruction_out <= 32'b0;</pre>
                 end else if(IF_ID_Write == 1'b1) begin
19
                      PC_plus4_out <= PC_plus4_in;</pre>
20
                      instruction_out <= instruction_in;</pre>
21
22
                 end
23
             end
24
    endmodule
25
26
    // Since branch and jump are taken within ID stage, no need to keep Branch jump as well
    as the address to this register.
    module ID_EX_Reg(
27
             // *****INPUT*****
28
29
             input
                              clk, reset,
```

```
// hazard control signal
30
31
            input
                             flush,
            // Control signal
32
33
            input
                             RegDst,
34
                             MemtoReg,
35
                             // Branch,
36
                             MemRead,
                             MemWrite,
37
38
                             ALUSrc,
                             RegWrite,
39
40
            input
                    [1:0]
                             ALUop,
                       [31:0] PC plus4 in,
            // input
41
42
            // Read data
            input [31:0] reg_read_data_1,reg_read_data_2,extended_imm,
43
            // Register ID
44
45
            input
                     [4:0]
                             IF_ID_Register_Rs,IF_ID_Register_Rt, IF_ID_Register_Rd,
            // ******OUTPUT*****
46
            output reg
47
                             out_RegDst,
                             out_MemRead,
48
49
                             out_MemtoReg,
50
                             out_MemWrite,
51
                             out ALUSrc,
52
                             out_RegWrite,
            output reg [31:0] reg_read_data_1_out,reg_read_data_2_out, extended_imm_out,
53
54
            // PC_plus4_out, jump_address_out,
55
            output reg [4:0]
    IF_ID_Register_Rs_out,IF_ID_Register_Rd_out,IF_ID_Register_Rt_out,
56
            output reg [1:0] ALUop_out
57
58
    );
        // For ID_Flush == 1, which means that lw occurs and cannnot be solved with
59
    forwarding, set WB, MEM, EX control signal to 0.
        initial begin
60
            out_RegDst
61
                             = 1'b0;
62
            // out_Jump
                                 = 1'b0;
            // out_Branch
                                 = 1'b0;
63
            {\tt out\_MemRead}
                             = 1'b0;
64
            out_MemtoReg
                             = 1'b0;
65
66
            out_MemWrite
                             = 1'b0;
67
            out_ALUSrc
                             = 1'b0;
            out_RegWrite
                             = 1'b0;
68
69
            ALUop_out
                             = 2'b0;
            reg_read_data_1_out = 32'b0;
70
71
            reg_read_data_2_out = 32'b0;
            // extended imm out = 32'b0;
72
            IF ID Register Rd out = 5'b0;
73
74
            IF_ID_Register_Rs_out = 5'b0;
            IF_ID_Register_Rt_out = 5'b0;
75
                                       = 6'b0;
76
            // funct_out
```

```
77
          end
78
79
          always @(posedge clk or posedge reset)
80
          begin
81
              if (reset == 1'b1) begin
82
                  out_RegDst
                                   = 1'b0;
83
                  // out_Jump
                                        = 1'b0;
                  // out Branch
                                        = 1'b0;
84
85
                  out_MemRead
                                   = 1'b0;
86
                  out_MemtoReg
                                   = 1'b0;
                  out_MemWrite
                                   = 1'b0;
87
88
                  out ALUSrc
                                   = 1'b0;
89
                  out_RegWrite
                                    = 1'b0;
                  ALUop_out
                                   = 2'b0;
90
                  reg_read_data_1_out = 32'b0;
91
92
                  reg_read_data_2_out = 32'b0;
                  extended_imm_out
93
                                        = 32'b0;
                  IF ID Register Rd out = 5'b0;
94
95
                  IF_ID_Register_Rs_out = 5'b0;
                  IF_ID_Register_Rt_out = 5'b0;
96
97
                end else if(flush) begin
98
                  out RegWrite = 1'b0;
99
                  out_MemtoReg = 1'b0;
                  // out_Branch = 1'b0;
100
101
                  out MemRead = 1'b0;
102
                  out_MemWrite = 1'b0;
                  // out_Jump = 1'b0;
103
104
                  out_ALUSrc = 1'b0;
                  out_RegDst = 1'b0;
105
106
                  ALUop_out
                                = 2'b0;
107
                end else begin
108
                  out_RegWrite <= RegWrite;</pre>
109
                  out_MemtoReg <= MemtoReg;</pre>
                  // out_Branch = Branch;
110
111
                  out MemRead <= MemRead;</pre>
                  out_MemWrite <= MemWrite;</pre>
112
113
                  // out_Jump = Jump;
114
                  out_RegDst <= RegDst;</pre>
115
                  out ALUSrc <= ALUSrc;</pre>
116
                  ALUop_out <= ALUop;</pre>
117
                  // jump_addr_out = jump_address;
118
                  // PC_plus4_out = PC_plus4_in;
119
                  reg_read_data_1_out <= reg_read_data_1;</pre>
120
                  reg_read_data_2_out <= reg_read_data_2;</pre>
121
                  extended imm out <= extended imm;</pre>
                  IF_ID_Register_Rs_out <= IF_ID_Register_Rs;</pre>
122
123
                  IF_ID_Register_Rt_out <= IF_ID_Register_Rt;</pre>
                  IF_ID_Register_Rd_out <= IF_ID_Register_Rd;</pre>
124
125
                  // funct_out = funct;
```

```
126
                end
127
         end
128
     endmodule
129
130
131
     module EX_MEM_Reg(
132
         input
                      clk, reset,
         // Hazard signal,
133
134
         // Flush in ID/EX will keep the control signal here zero and do not need flush signal
     any more. For this stage, just store information every posedge.
135
         // Control Signal
136
                      RegWrite,
137
                      MemtoReg,
138
                      // Branch,
                      MemRead,
139
                      MemWrite,
140
                      // Jump,
141
142
         output reg RegWrite_out,
143
                      MemtoReg_out,
                      // Branch_out,
144
145
                      MemRead_out,
146
                      MemWrite out,
147
                      // Jump_out,
148
         // Data
149
         input
                      [31:0] ALU result, reg read data 2,
150
         output reg [31:0] ALU_result_out, reg_read_data_2_out,
151
                      [4:0]
                              ID_EX_Regsiter_Rd,
152
         output reg [4:0]
                              EX_MEM_Regsiter_Rd_out
153
         // No need for ALU zero
154
         // input
                                  ALU_zero,
                                  ALU_zero_out
155
         // output
                      reg
156
     );
157
         initial begin
             ALU_result_out = 32'b0;
158
             reg_read_data_2_out = 32'b0;
159
160
             EX_MEM_Regsiter_Rd_out = 5'b0;
161
             // ALU_zero_out = 1'b0;
             RegWrite_out = 1'b0;
162
163
             MemtoReg_out = 1'b0;
164
             MemRead_out = 1'b0;
165
             MemWrite_out = 1'b0;
166
         end
167
168
         always @(posedge clk or posedge reset)
169
         begin
             if(reset == 1'b1)
170
171
                  begin
                      ALU_result_out = 32'b0;
172
173
                      reg_read_data_2_out = 32'b0;
```

```
174
                      EX_MEM_Regsiter_Rd_out = 5'b0;
175
                      RegWrite out = 1'b0;
176
                      MemtoReg_out = 1'b0;
177
                      MemRead_out = 1'b0;
178
                      MemWrite_out = 1'b0;
179
                  end
180
              else begin
181
                      MemRead out = MemRead;
182
                      RegWrite_out = RegWrite;
                      MemWrite_out = MemWrite;
183
184
                      MemtoReg_out = MemtoReg;
185
                      ALU result out = ALU result;
186
                       reg_read_data_2_out = reg_read_data_2;
187
                      EX_MEM_Regsiter_Rd_out = ID_EX_Regsiter_Rd;
188
              end
189
              end
190
     endmodule
191
192
     module MEM_WB_Reg(
          // *****INPUT*****
193
                           RegWrite, MemtoReg,
194
          input
195
          input
                  [31:0] D MEM read data in, ALU result,
196
          input
                  [4:0]
                           EX_MEM_Reg_Rd,
197
          input
                           clk, reset,
198
          // ******OUTPUT*****
199
          output reg
                           RegWrite_out, MemtoReg_out,
          output reg [31:0] D_MEM_read_data_out,D_MEM_read_addr_out,
200
201
          output reg [4:0] MEM_WB_Reg_Rd
     );
202
          initial begin
203
              RegWrite_out = 1'b0;
204
205
              MemtoReg_out = 1'b0;
              MEM_WB_Reg_Rd = 5'b0;
206
              D_MEM_read_addr_out = 32'b0;
207
208
              D_MEM_read_data_out = 32'b0;
209
          end
          always @(posedge clk)
210
211
          begin
212
                  RegWrite_out <= RegWrite;</pre>
213
                  MemtoReg_out <= MemtoReg;</pre>
214
                  MEM_WB_Reg_Rd <= EX_MEM_Reg_Rd;</pre>
215
                  D_MEM_read_addr_out <= ALU_result;</pre>
216
                  D_MEM_read_data_out <= D_MEM_read_data_in;</pre>
217
          end
     endmodule
218
```

16. control.v

```
module Control (
 1
 2
         input
                      [5:0]
                              op_code,
 3
         output reg [1:0]
                              ALUOp,
 4
         output reg
                     RegDst,
 5
                      Jump,
 6
                      Ins_Beq,
 7
                     Ins_Bne,
 8
                     MemRead,
 9
                     MemtoReg,
                     MemWrite,
10
                     ALUSrc,
11
                     RegWrite
12
    );
13
14
15
         initial begin
             RegDst
                          = 1'b0;
16
17
             Jump
                          = 1'b0;
                          = 1'b0;
18
             Ins_Beq
19
             Ins_Bne
                          = 1'b0;
             MemtoReg
                          = 1'b0;
20
             {\tt MemWrite}
                          = 1'b0;
21
             ALUSrc
                          = 1'b0;
22
             RegWrite
23
                          = 1'b0;
24
             qOULA
                          = 2'b00;
25
         end
26
27
         always @ ( op_code ) begin
             case (op_code)
28
                 6'b000000: begin // R-type
29
                                  <= 1'b1;
30
                     RegDst
                     Jump
                                  <= 1'b0;
31
                     Ins_Beq
                                  <= 1'b0;
32
33
                     Ins_Bne
                                  <= 1'b0;
                     MemRead
34
                                  <= 1'b0;
35
                     MemtoReg
                                  <= 1'b0;
                     {\tt MemWrite}
                                  <= 1'b0;
36
37
                     ALUSrc
                                  <= 1'b0;
38
                     RegWrite
                                  <= 1'b1;
39
                      q0U1A
                                  <= 2'b10;
40
                 end
                 6'b000010: begin // j
41
42
                     RegDst
                                  <= 1'b1;
43
                     Jump
                                  <= 1'b1;
44
                     Ins_Beq
                                  <= 1'b0;
45
                     Ins_Bne
                                  <= 1'b0;
                     MemRead
46
                                  <= 1'b0;
47
                     MemtoReg
                                  <= 1'b0;
48
                     MemWrite
                                  <= 1'b0;
49
                      ALUSrc
                                  <= 1'b0;
```

```
50
                     RegWrite
                                  <= 1'b0;
                     ALUOp
                                  <= 2'b10;
51
52
                 end
                 6'b000100: begin // beq
53
                                  <= 1'b1;
54
                     RegDst
55
                      Jump
                                  <= 1'b0;
56
                     Ins_Beq
                                  <= 1'b1;
57
                      Ins_Bne
                                  <= 1'b0;
58
                     {\tt MemRead}
                                  <= 1'b0;
                     MemtoReg
                                  <= 1'b0;
59
60
                     MemWrite
                                  <= 1'b0;
                     ALUSrc
                                  <= 1'b0;
61
                     RegWrite
                                  <= 1'b0;
62
63
                     ALUOp
                                  <= 2'b01;
64
                 end
                 6'b000100: begin // bne
65
                     RegDst
                                  <= 1'b1;
66
67
                     Jump
                                  <= 1'b0;
68
                      Ins_Beq
                                  <= 1'b0;
                     Ins_Bne
                                  <= 1'b1;
69
70
                     {\tt MemRead}
                                  <= 1'b0;
71
                     MemtoReg
                                  <= 1'b0;
72
                     MemWrite
                                  <= 1'b0;
73
                     ALUSrc
                                  <= 1'b0;
74
                     RegWrite
                                  <= 1'b0;
75
                     ALUOp
                                  <= 2'b01;
76
                 end
77
                 6'b001000: begin // addi
                     RegDst
                                  <= 1'b0;
78
79
                     Jump
                                  <= 1'b0;
                     Ins_Beq
                                  <= 1'b0;
80
                     Ins_Bne
81
                                  <= 1'b0;
82
                     MemRead
                                  <= 1'b0;
83
                     MemtoReg
                                  <= 1'b0;
                     MemWrite
                                  <= 1'b0;
84
                     ALUSrc
85
                                  <= 1'b1;
86
                     RegWrite
                                  <= 1'b1;
                     ALUOp
87
                                  <= 2'b00;
88
                 6'b001100: begin // andi
89
                                  <= 1'b0;
90
                     RegDst
91
                      Jump
                                  <= 1'b0;
92
                      Ins_Beq
                                  <= 1'b0;
93
                     Ins_Bne
                                  <= 1'b0;
                     MemRead
                                  <= 1'b0;
94
95
                     MemtoReg
                                  <= 1'b0;
                     MemWrite
                                  <= 1'b0;
96
97
                      ALUSrc
                                  <= 1'b1;
98
                     RegWrite
                                  <= 1'b1;
```

```
99
                      ALUOp
                                  <= 2'b11;
100
                  end
                  6'b100011: begin // lw
101
                                  <= 1'b0;
102
                      RegDst
103
                      Jump
                                  <= 1'b0;
104
                      Ins_Beq
                                  <= 1'b0;
105
                      Ins_Bne
                                  <= 1'b0;
106
                      MemRead
                                  <= 1'b1;
107
                      MemtoReg
                                  <= 1'b1;
108
                      MemWrite
                                  <= 1'b0;
                      ALUSrc
109
                                  <= 1'b1;
110
                      RegWrite
                                  <= 1'b1;
                      ALUOp
                                  <= 2'b00;
111
112
                  end
                  6'b101011: begin // sw
113
114
                      RegDst
                                  <= 1'b0;
115
                      Jump
                                  <= 1'b0;
116
                      Ins_Beq
                                  <= 1'b0;
                      Ins_Bne
117
                                  <= 1'b0;
                      MemRead
118
                                  <= 1'b0;
                      MemtoReg
                                  <= 1'b0;
119
120
                      {\tt MemWrite}
                                  <= 1'b1;
121
                      ALUSrc
                                  <= 1'b1;
122
                      RegWrite
                                  <= 1'b0;
                                  <= 2'b00;
123
                      ALU0p
124
                  end
125
126
                  default: ;
127
              endcase
128
         end
129
     endmodule
```