



JOINT INSTITUTE 交大密西根学院

Name: 古月炳城

Student ID: 516021910219

Course Code: VE370

Date:

Homework 8

4-16-1. (a) lw \$1, 40(\$6)

IF/ID: ① PC+4

② fetched Ins from Ins memory.

ID/EX: ① WB, MEM, EX (RegPst, ALUOP, ALUSrcs, Branch, MemRead, MemWrite, RegWrite, Ready)

② PC+4

③ ~~rd~~ \$rs, \$rt

④ ~~single~~ signed Ins[15:0]

⑤ rs, rt, rd

EX/MEM: ① WB, MEM

② PC+4 + signed extension (New PC)

③ zero

④ ALU out

⑤ Data to write to DMem.

疑问: 这~~个~~是不是 Read Reg 2? 看图不是

⑥ Rt or Rd (According to RegPst). (Destination)

MEM/WB ① WB

② Data read from Dmem (or Random if no mem read)

③ ALU out

④ Rt or Rd (Destination to write on Reg).

4-16-2/3

	need to be read	Actually read	EX	MEM
a.	\$6	\$6, \$1	40+\$6	load from mem
b.	\$5	\$5, twice	\$5+\$5	x

4.18.3


PCSrc \Rightarrow (only ~~type~~, beq, make 1)

In EX: faster to determine ~~what~~ whether beq is read.


Such that can save one clock cycle for false.

Not in EX: May increase clock cycle time.

4.20.1



Register	Wafter R	Wafter W
I_1	$\$1 (I_3, I_4)$	$\$1 (I_1, I_3)$
I_2	$\$2 (I_3, I_2)$	$\$2 (I_2, I_1)$
I_3	$\$1 (I_3, I_4)$	
I_4	$\$2 (I_2, I_4)$	



with forwarding.
 $(\$1)$ I_1 to I_3

4.20.5

$\$0 = 0$

$\$1 = 32$

$\$2 = 2000$


$\$3 = 1000$

4.20.6

lw
 add
 nop
 norp
 add
 nop
 nop
 sw

4.16.4

a. Loop



IF not include

仅 add, addi, lw 有 WB, 即 Reg Write 置 1

仅 sw 有 Mem Write, 即 Mem 置 1

仅 lw 有 Mem Read & Mem to Reg 这两命令一定相同, 也有 Mem.

至于 beq: Branch & zero → PC Src 在比较

14.16.5

如图, only $\frac{1}{5}$ clock cycles

4.16.6

PC+4,

1ns word for previous beq.

4.17.3

use data Mem: lw, sw,

要写入 Reg 则为 1: (R, lw)

4.18.1

for add: EX = {
RegDst = 1
ALUOP = 10
ALUSrc = 0

仅在用 sign-extension 为 1 (lw, sw, addi)

MEM = {
Branch = 0
MemRead = 1
MemWrite = 0

WB = {
RegWrite = 1
Mem2Reg = 1

4.7.3 add - beq - lw - sw

means: ALU, shift Add, D-mem

And this means D-mem is the largest, so the answer is the same as 4.7.2.

4.8.1


(a) I-mem, out, hit 7.

	rs	rt	address
			15:0

So we can test stuck at 0 by make address to be all 0 except bit 7:

addi \$t0, \$t0, 128 (128 is 10000000)

Then we check \$t0 to see whether bit 7 is zero.

(b) Control unit, Mem to Reg: 

Only when "lw" Mem to Reg = 1.

lw \$t0 \$zero, if \$t0 \neq 0, stuck at zero.

~~4.8.2~~

(a): \$t0 origin at 128, then addi \$t0, ~~\$t0~~, ~~\$zero~~ ^{\$zero} 0

(b) No. not reliable. If stuck at 1, then random write, may be the same as the value in register.

Because a signal can not be both 0 & 1, we can't.

4.11.2

(a) $\frac{1000\ 11}{0} \frac{000\ 10}{0} \frac{000\ 11}{0} \frac{0000\ 0000}{0} \frac{0000\ 0000}{0} \frac{0\ 00000}{0}$
 $0P = 2^5 + 2^1 + 2^0 = 32 + 2 + 1 = 35 = \text{lw}$

so ALU op = 00, ^{look up table - func} ins = 0/0000

(b) $\frac{000\ 100}{2} = 2^2 = 4 = \text{beq}$

So ALU op = 01, ins = 001/00

4.18.3


PCSrc \Rightarrow (only ~~type~~, beq, make 1)

In EX: faster to determine ~~what~~ whether beq is read.


Such that can save one clock cycle for false.

Not in EX: May increase clock cycle time.

4.20.1



Reader W	Writer R	Writer W
$\$1 (I_3, I_4)$	$\$2 (I_2, I_1)$	$\$1 (I_1, I_3)$
$\$2 (I_3, I_2)$		
$\$1 (I_3, I_4)$		
$\$2 (I_2, I_4)$		



with forwarding.
 $(\$1)$ I_1 to I_3

4.20.5

$\$0 = 0$

$\$1 = 32$

$\$2 = 2000$

$\$3 = 1000$

4.20.6

lw
 add
 nop
 norp
 add
 nop
 nop
 sw