## Index

| A  | carry save, 263   |
|--|---|
|  | of 4-bit numbers, 264   |
| 11: 11 100(6: )  | floating-point, 230-233, 234 (fig.)                                       |
| 1-bit adder, 186 (fig.)  | arithmetic unit dedicated to, 235 (fig.)                                  |
| input/output specifications, 186                                 | of significands, 231  |
| 1-bit ALU, 184–187   | addiu instruction, 178  |
| for most significant bit, 192                                    | AddrCtl, C-18, C-19   |
| performing ADD, OR, addition, 188 (fig.), 190 (fig.), 191 (fig.) | addresses, 98, (see also address space)                                   |
| 4-bit adder, 196   | byte, 137   |
| generate signal for, 196–197                                     | memory, 99 (fig.)   |
| propagate signal for, 196  | physical, 482   |
| 32-bit ALU, 187–188  | return, 119   |
| 32 1-bit ALU construction, 189 (fig.), 193 (fig.)                | size of, 515  |
| final, 194 (fig.)  | translation, 482, 493, (see also virtual addresses; virtual memory        |
| for MIPS, 189–192  | virtual, 482 (fig.)   |
| 32-bit constants, 182  | word, 130   |
| 64-bit register, 223   | addressing modes, 129, 131 (fig.), (see also specific types of addressing |
| aborts. (see interrupts)   | modes)  |
| abs.d instruction, A-65  | list of, 130  |
| abs instruction, A-51  | VAX, E-5–E-6  |
| abs.s instruction, A-66  | address space, 481  |
| abstractions, 17   | single, 603   |
| interface between levels, 18                                     | address specifier, <b>E-7</b>   |
| principle of, 18   | add.s instruction, 238, A-66  |
| accumulator, 150   | addu instruction, 178, A-51   |
| extended, 151  | add unsigned instruction. (see addu instruction)                          |
| Ack signal, 553  | Aiken, Howard, 34   |
| Ada, A-9   | aliasing, 493   |
| overflow and, 178  | ALOG, 254   |
| add.d instruction, 238, A-66                                     | Alto, 582   |
| adders, 276, (see also addition)                                 | ALU, <b>182</b> , 271, 276, (see also ALU control)                        |
| 1-bit, 186 (fig.)  | 1-bit, 184–187, 189–192   |
| (3, 2), 263  | 32-bit, 187–192   |
| 4-bit, 196   | 64-bit, 202   |
| carry-lookahead, 196   | adding 32-bit operands, 192–197   |
| carry out signal hardware, 187                                   | building blocks of, 184   |
| function, 277 (fig.)   | construction, 197   |
| ripple carry, 188  | function performance, 286   |
| two's compliment, 188  | less operation output, 190  |
| addi instruction, 125, 178, A-51                                 | operation values, 195   |
| add immediate instruction. (see addi instruction)                | •   |
| add immediate unsigned instruction. (see addiu instruction)      | in R-type instruction, 317<br>sharing, 312                                |
| add instruction, 178, 270, 276, 283, 365, A-51                   | signed-immediate input to, 421, 423 (fig.)                                |
| forwarding clock cycles, 416                                     | symbol representation, 195  |
| addition, 175, (see also division); multiplication; subtraction  | ALU control, 285–291  |
| binary, 176 (fig.)   | bits, 187 (fig.)  |
|  | block, <b>289</b> , 290 (fig.)  |
|  | DIOCK, 209, 270 (11g.)  |

| ALU control (continued)  | Atlas computer, 525   |
|--|---|
| lines, 289   | atomic swap operation, 614  |
| ALUOp, 287, 314, 318, 319, 320, 321, 328, 329, 382   | autodecrement addressing, 133   |
| bits, 289  | autoincrement addressing, 133   |
| field mapping, 287   | autoincrement deferred addressing, E-5  |
| ALUoutput, 319   | automatic teller machines (ATMs), 537   |
| ALUSelA, 318, 319, 320, 321, 328, 329  | average memory access time (AMAT), 530  |
| ALUSelB, 314, 318, 320, 321, 328, 423  | average memory access time (Firm 11), 550   |
| ALUSrc, 382  |   |
|  | В   |
| Amdahl, Gene, 355, 642   |   |
| Amdahl's Law, 71, 89, 478, 535, 604, 638, 639  |   |
| make the common case fast corollary, 71  | backpatching, A-12  |
| American Standard Code for Information Interchange. (see ASCII)  | backplane, 549  |
| andi instruction, 182, A-52  | buses, <b>549</b> , 550–551, 552 (fig.)   |
| and instruction, 270, 276, 283, 365, A-52  | Bailey, David H., 637   |
| ID stage of, 401   | bandwidth   |
| AND operation, 181–182, B-5  | bisection, 623  |
| AND plane, B-12  | bus, 556–558, 564   |
| Annals of the History of Computing, 40   | higher memory, 474 (fig.)   |
| ANSI, 563  | I/O, 536  |
| Apple II, 37, 39 (fig.)  | total network, 623  |
| applications software, 8   | barrel shifter, 197–198   |
| architecture, 17, (see also MIPS architecture)   | base addressing, 130, 131 (fig.)  |
| arithmetic, (see also addition; division; floating-point; multiplica-  | belf instruction, 238   |
| tion; overflow; rounding; subtraction)   | belt instruction, 238   |
| instructions, 149, 150 (fig.), A-51-A-55   | bczf instruction, A-57  |
| logic unit. (see ALU)  | bczt instruction, A-57  |
| overflow exception, 348  |   |
| arithmetic mean (AM), 70, 75   | Bell, C.G., 602   |
| weighted, 70   | Bell, Gordon, 644   |
|  |   |
| · ·  | Prize winners, 645 (fig.)   |
| ARPANET network, 547   | benchmarks, 66, (see also peak performance; performance)  |
| ARPANET network, 547 array indices, 143  | benchmarks, <b>66</b> , ( <i>see also</i> peak performance; performance)<br>Dhrystone, 73–74, 78  |
| ARPANET network, 547 array indices, 143 pointers vs., 146  | benchmarks, <b>66</b> , ( <i>see also</i> peak performance; performance)<br>Dhrystone, 73–74, 78<br>kernel, 79  |
| ARPANET network, 547 array indices, 143 pointers vs., 146 arrays, 143, (see also pointers)   | benchmarks, <b>66</b> , ( <i>see also</i> peak performance; performance)<br>Dhrystone, 73–74, 78<br>kernel, 79<br>selection of, 80  |
| ARPANET network, 547 array indices, 143 pointers vs., 146 arrays, 143, (see also pointers) of logic elements, B-17-B-18  | benchmarks, <b>66</b> , ( <i>see also</i> peak performance; performance)<br>Dhrystone, 73–74, 78<br>kernel, 79  |
| ARPANET network, 547 array indices, 143 pointers vs., 146 arrays, 143, (see also pointers) of logic elements, B-17-B-18 setting, to zeros, 145 (fig.), 146   | benchmarks, <b>66</b> , ( <i>see also</i> peak performance; performance)<br>Dhrystone, 73–74, 78<br>kernel, 79<br>selection of, 80  |
| ARPANET network, 547 array indices, 143 pointers vs., 146 arrays, 143, (see also pointers) of logic elements, B-17-B-18 setting, to zeros, 145 (fig.), 146 ASCII, 161  | benchmarks, <b>66</b> , ( <i>see also</i> peak performance; performance)<br>Dhrystone, 73–74, 78<br>kernel, 79<br>selection of, 80<br>small, 68   |
| ARPANET network, 547 array indices, 143 pointers vs., 146 arrays, 143, (see also pointers) of logic elements, B-17-B-18 setting, to zeros, 145 (fig.), 146 ASCII, 161 representation of characters, 161  | benchmarks, 66, (see also peak performance; performance) Dhrystone, 73–74, 78 kernel, 79 selection of, 80 small, 68 SPEC processor, 67  |
| ARPANET network, 547 array indices, 143 pointers vs., 146 arrays, 143, (see also pointers) of logic elements, B-17-B-18 setting, to zeros, 145 (fig.), 146 ASCII, 161 representation of characters, 161 assemblers, 6, 109, A-4, A-10-A-17, (see also object file)   | benchmarks, 66, (see also peak performance; performance) Dhrystone, 73–74, 78 kernel, 79 selection of, 80 small, 68 SPEC processor, 67 synthetic, 73–74   |
| ARPANET network, 547 array indices, 143 pointers vs., 146 arrays, 143, (see also pointers) of logic elements, B-17-B-18 setting, to zeros, 145 (fig.), 146 ASCII, 161 representation of characters, 161  | benchmarks, 66, (see also peak performance; performance) Dhrystone, 73–74, 78 kernel, 79 selection of, 80 small, 68 SPEC processor, 67 synthetic, 73–74 toy programs as, 79   |
| ARPANET network, 547 array indices, 143 pointers vs., 146 arrays, 143, (see also pointers) of logic elements, B-17-B-18 setting, to zeros, 145 (fig.), 146 ASCII, 161 representation of characters, 161 assemblers, 6, 109, A-4, A-10-A-17, (see also object file)   | benchmarks, 66, (see also peak performance; performance) Dhrystone, 73–74, 78 kernel, 79 selection of, 80 small, 68 SPEC processor, 67 synthetic, 73–74 toy programs as, 79 use of, 66  |
| ARPANET network, 547 array indices, 143 pointers vs., 146 arrays, 143, (see also pointers) of logic elements, B-17-B-18 setting, to zeros, 145 (fig.), 146 ASCII, 161 representation of characters, 161 assemblers, 6, 109, A-4, A-10-A-17, (see also object file) directives, A-5   | benchmarks, 66, (see also peak performance; performance) Dhrystone, 73–74, 78 kernel, 79 selection of, 80 small, 68 SPEC processor, 67 synthetic, 73–74 toy programs as, 79 use of, 66 Whetstone, 73–74, 78–79  |
| ARPANET network, 547 array indices, 143 pointers vs., 146 arrays, 143, (see also pointers) of logic elements, B-17-B-18 setting, to zeros, 145 (fig.), 146 ASCII, 161 representation of characters, 161 assemblers, 6, 109, A-4, A-10-A-17, (see also object file) directives, A-5 function of, A-10-A-11  | benchmarks, 66, (see also peak performance; performance) Dhrystone, 73–74, 78 kernel, 79 selection of, 80 small, 68 SPEC processor, 67 synthetic, 73–74 toy programs as, 79 use of, 66 Whetstone, 73–74, 78–79 beq instruction, 111, 115, 270, 283, 365, A-58   |
| ARPANET network, 547 array indices, 143 pointers vs., 146 arrays, 143, (see also pointers) of logic elements, B-17-B-18 setting, to zeros, 145 (fig.), 146 ASCII, 161 representation of characters, 161 assemblers, 6, 109, A-4, A-10-A-17, (see also object file) directives, A-5 function of, A-10-A-11 microcode, C-24  | benchmarks, 66, (see also peak performance; performance) Dhrystone, 73–74, 78 kernel, 79 selection of, 80 small, 68 SPEC processor, 67 synthetic, 73–74 toy programs as, 79 use of, 66 Whetstone, 73–74, 78–79 beq instruction, 111, 115, 270, 283, 365, A-58 datapath in operation for, 303 (fig.) operands, 279   |
| ARPANET network, 547 array indices, 143 pointers vs., 146 arrays, 143, (see also pointers) of logic elements, B-17–B-18 setting, to zeros, 145 (fig.), 146 ASCII, 161 representation of characters, 161 assemblers, 6, 109, A-4, A-10–A-17, (see also object file) directives, A-5 function of, A-10–A-11 microcode, C-24 MIPS, 110, 115   | benchmarks, 66, (see also peak performance; performance) Dhrystone, 73–74, 78 kernel, 79 selection of, 80 small, 68 SPEC processor, 67 synthetic, 73–74 toy programs as, 79 use of, 66 Whetstone, 73–74, 78–79 beq instruction, 111, 115, 270, 283, 365, A-58 datapath in operation for, 303 (fig.) operands, 279 steps to executing, 302   |
| ARPANET network, 547 array indices, 143 pointers vs., 146 arrays, 143, (see also pointers) of logic elements, B-17-B-18 setting, to zeros, 145 (fig.), 146 ASCII, 161 representation of characters, 161 assemblers, 6, 109, A-4, A-10-A-17, (see also object file) directives, A-5 function of, A-10-A-11 microcode, C-24 MIPS, 110, 115 relocation information, A-14  | benchmarks, 66, (see also peak performance; performance) Dhrystone, 73–74, 78 kernel, 79 selection of, 80 small, 68 SPEC processor, 67 synthetic, 73–74 toy programs as, 79 use of, 66 Whetstone, 73–74, 78–79 beq instruction, 111, 115, 270, 283, 365, A-58 datapath in operation for, 303 (fig.) operands, 279 steps to executing, 302 beqz instruction, A-58  |
| ARPANET network, 547 array indices, 143 pointers vs., 146 arrays, 143, (see also pointers) of logic elements, B-17-B-18 setting, to zeros, 145 (fig.), 146 ASCII, 161 representation of characters, 161 assemblers, 6, 109, A-4, A-10-A-17, (see also object file) directives, A-5 function of, A-10-A-11 microcode, C-24 MIPS, 110, 115 relocation information, A-14 syntax, A-48-A-50  | benchmarks, 66, (see also peak performance; performance) Dhrystone, 73–74, 78 kernel, 79 selection of, 80 small, 68 SPEC processor, 67 synthetic, 73–74 toy programs as, 79 use of, 66 Whetstone, 73–74, 78–79 beq instruction, 111, 115, 270, 283, 365, A-58 datapath in operation for, 303 (fig.) operands, 279 steps to executing, 302 beqz instruction, A-58 bge instruction, A-58  |
| ARPANET network, 547 array indices, 143 pointers vs., 146 arrays, 143, (see also pointers) of logic elements, B-17-B-18 setting, to zeros, 145 (fig.), 146 ASCII, 161 representation of characters, 161 assemblers, 6, 109, A-4, A-10-A-17, (see also object file) directives, A-5 function of, A-10-A-11 microcode, C-24 MIPS, 110, 115 relocation information, A-14 syntax, A-48-A-50 for Unix systems, A-17   | benchmarks, 66, (see also peak performance; performance) Dhrystone, 73–74, 78 kernel, 79 selection of, 80 small, 68 SPEC processor, 67 synthetic, 73–74 toy programs as, 79 use of, 66 Whetstone, 73–74, 78–79 beq instruction, 111, 115, 270, 283, 365, A-58 datapath in operation for, 303 (fig.) operands, 279 steps to executing, 302 beqz instruction, A-58 bge instruction, A-58 bgequ instruction, A-58  |
| ARPANET network, 547 array indices, 143 pointers vs., 146 arrays, 143, (see also pointers) of logic elements, B-17-B-18 setting, to zeros, 145 (fig.), 146 ASCII, 161 representation of characters, 161 assemblers, 6, 109, A-4, A-10-A-17, (see also object file) directives, A-5 function of, A-10-A-11 microcode, C-24 MIPS, 110, 115 relocation information, A-14 syntax, A-48-A-50 for Unix systems, A-17 assembly, 109   | benchmarks, 66, (see also peak performance; performance) Dhrystone, 73–74, 78 kernel, 79 selection of, 80 small, 68 SPEC processor, 67 synthetic, 73–74 toy programs as, 79 use of, 66 Whetstone, 73–74, 78–79 beq instruction, 111, 115, 270, 283, 365, A-58 datapath in operation for, 303 (fig.) operands, 279 steps to executing, 302 beqz instruction, A-58 bge instruction, A-58 bgequ instruction, A-58 bgequ instruction, A-58 bgezal instruction, A-58   |
| ARPANET network, 547 array indices, 143 pointers vs., 146 arrays, 143, (see also pointers) of logic elements, B-17-B-18 setting, to zeros, 145 (fig.), 146 ASCII, 161 representation of characters, 161 assemblers, 6, 109, A-4, A-10-A-17, (see also object file) directives, A-5 function of, A-10-A-11 microcode, C-24 MIPS, 110, 115 relocation information, A-14 syntax, A-48-A-50 for Unix systems, A-17 assembly, 109 assembly language, 6, 7 (fig.), 109, A-3  | benchmarks, 66, (see also peak performance; performance) Dhrystone, 73–74, 78 kernel, 79 selection of, 80 small, 68 SPEC processor, 67 synthetic, 73–74 toy programs as, 79 use of, 66 Whetstone, 73–74, 78–79 beq instruction, 111, 115, 270, 283, 365, A-58 datapath in operation for, 303 (fig.) operands, 279 steps to executing, 302 beqz instruction, A-58 bge instruction, A-58 bgequ instruction, A-58 bgezal instruction, A-58 bgezal instruction, A-58 bgezal instruction, A-58 bgez instruction, A-58  |
| ARPANET network, 547 array indices, 143 pointers vs., 146 arrays, 143, (see also pointers) of logic elements, B-17-B-18 setting, to zeros, 145 (fig.), 146 ASCII, 161 representation of characters, 161 assemblers, 6, 109, A-4, A-10-A-17, (see also object file) directives, A-5 function of, A-10-A-11 microcode, C-24 MIPS, 110, 115 relocation information, A-14 syntax, A-48-A-50 for Unix systems, A-17 assembly, 109 assembly language, 6, 7 (fig.), 109, A-3 code, A-4 (fig.)   | benchmarks, 66, (see also peak performance; performance) Dhrystone, 73–74, 78 kernel, 79 selection of, 80 small, 68 SPEC processor, 67 synthetic, 73–74 toy programs as, 79 use of, 66 Whetstone, 73–74, 78–79 beq instruction, 111, 115, 270, 283, 365, A-58 datapath in operation for, 303 (fig.) operands, 279 steps to executing, 302 beqz instruction, A-58 bge instruction, A-58 bgequ instruction, A-58 bgezal instruction, A-58 bgez instruction, A-58 bgez instruction, A-58 bget instruction, A-58 bget instruction, A-58 bget instruction, A-58 bget instruction, A-58 bgt instruction, A-58   |
| ARPANET network, 547 array indices, 143 pointers vs., 146 arrays, 143, (see also pointers) of logic elements, B-17-B-18 setting, to zeros, 145 (fig.), 146 ASCII, 161 representation of characters, 161 assemblers, 6, 109, A-4, A-10-A-17, (see also object file) directives, A-5 function of, A-10-A-11 microcode, C-24 MIPS, 110, 115 relocation information, A-14 syntax, A-48-A-50 for Unix systems, A-17 assembly, 109 assembly language, 6, 7 (fig.), 109, A-3 code, A-4 (fig.) disadvantages, A-10   | benchmarks, 66, (see also peak performance; performance) Dhrystone, 73–74, 78 kernel, 79 selection of, 80 small, 68 SPEC processor, 67 synthetic, 73–74 toy programs as, 79 use of, 66 Whetstone, 73–74, 78–79 beq instruction, 111, 115, 270, 283, 365, A-58 datapath in operation for, 303 (fig.) operands, 279 steps to executing, 302 beqz instruction, A-58 bge instruction, A-58 bgeau instruction, A-58 bgezal instruction, A-58 bgt instruction, A-58   |
| ARPANET network, 547 array indices, 143 pointers vs., 146 arrays, 143, (see also pointers) of logic elements, B-17-B-18 setting, to zeros, 145 (fig.), 146 ASCII, 161 representation of characters, 161 assemblers, 6, 109, A-4, A-10-A-17, (see also object file) directives, A-5 function of, A-10-A-11 microcode, C-24 MIPS, 110, 115 relocation information, A-14 syntax, A-48-A-50 for Unix systems, A-17 assembly, 109 assembly language, 6, 7 (fig.), 109, A-3 code, A-4 (fig.) disadvantages, A-10 high-level languages vs., A-13  | benchmarks, 66, (see also peak performance; performance) Dhrystone, 73–74, 78 kernel, 79 selection of, 80 small, 68 SPEC processor, 67 synthetic, 73–74 toy programs as, 79 use of, 66 Whetstone, 73–74, 78–79 beq instruction, 111, 115, 270, 283, 365, A-58 datapath in operation for, 303 (fig.) operands, 279 steps to executing, 302 beqz instruction, A-58 bge instruction, A-58 bgequ instruction, A-58 bgetal instruction, A-58 bgt instruction, A-58 |
| ARPANET network, 547 array indices, 143 pointers vs., 146 arrays, 143, (see also pointers) of logic elements, B-17-B-18 setting, to zeros, 145 (fig.), 146 ASCII, 161 representation of characters, 161 assemblers, 6, 109, A-4, A-10-A-17, (see also object file) directives, A-5 function of, A-10-A-11 microcode, C-24 MIPS, 110, 115 relocation information, A-14 syntax, A-48-A-50 for Unix systems, A-17 assembly, 109 assembly language, 6, 7 (fig.), 109, A-3 code, A-4 (fig.) disadvantages, A-10 high-level languages vs., A-13 MIPS, 96, 102, 107, 118, 123, 132, 174, 180, 183, 224 syntax for, 335  | benchmarks, 66, (see also peak performance; performance) Dhrystone, 73–74, 78 kernel, 79 selection of, 80 small, 68 SPEC processor, 67 synthetic, 73–74 toy programs as, 79 use of, 66 Whetstone, 73–74, 78–79 beq instruction, 111, 115, 270, 283, 365, A-58 datapath in operation for, 303 (fig.) operands, 279 steps to executing, 302 beqz instruction, A-58 bge instruction, A-58 bgequ instruction, A-58 bgezal instruction, A-58 bgt instruction, A-59 bias, 175             |
| ARPANET network, 547 array indices, 143 pointers vs., 146 arrays, 143, (see also pointers) of logic elements, B-17–B-18 setting, to zeros, 145 (fig.), 146 ASCII, 161 representation of characters, 161 assemblers, 6, 109, A-4, A-10–A-17, (see also object file) directives, A-5 function of, A-10–A-11 microcode, C-24 MIPS, 110, 115 relocation information, A-14 syntax, A-48–A-50 for Unix systems, A-17 assembly, 109 assembly language, 6, 7 (fig.), 109, A-3 code, A-4 (fig.) disadvantages, A-10 high-level languages vs., A-13 MIPS, 96, 102, 107, 118, 123, 132, 174, 180, 183, 224 syntax for, 335 when to use, A-8–A-10  | benchmarks, 66, (see also peak performance; performance) Dhrystone, 73–74, 78 kernel, 79 selection of, 80 small, 68 SPEC processor, 67 synthetic, 73–74 toy programs as, 79 use of, 66 Whetstone, 73–74, 78–79 beq instruction, 111, 115, 270, 283, 365, A-58 datapath in operation for, 303 (fig.) operands, 279 steps to executing, 302 beqz instruction, A-58 bge instruction, A-58 bgezal instruction, A-58 bgezal instruction, A-58 bgt instruction, A-59 bias, 175 biased notation, 175   |
| ARPANET network, 547 array indices, 143 pointers vs., 146 arrays, 143, (see also pointers) of logic elements, B-17-B-18 setting, to zeros, 145 (fig.), 146 ASCII, 161 representation of characters, 161 assemblers, 6, 109, A-4, A-10-A-17, (see also object file) directives, A-5 function of, A-10-A-11 microcode, C-24 MIPS, 110, 115 relocation information, A-14 syntax, A-48-A-50 for Unix systems, A-17 assembly, 109 assembly language, 6, 7 (fig.), 109, A-3 code, A-4 (fig.) disadvantages, A-10 high-level languages vs., A-13 MIPS, 96, 102, 107, 118, 123, 132, 174, 180, 183, 224 syntax for, 335 when to use, A-8-A-10 Assessing the Speed of Algol 60, 72  | benchmarks, 66, (see also peak performance; performance) Dhrystone, 73–74, 78 kernel, 79 selection of, 80 small, 68 SPEC processor, 67 synthetic, 73–74 toy programs as, 79 use of, 66 Whetstone, 73–74, 78–79 beq instruction, 111, 115, 270, 283, 365, A-58 datapath in operation for, 303 (fig.) operands, 279 steps to executing, 302 beqz instruction, A-58 bge instruction, A-58 bgequ instruction, A-58 bgezal instruction, A-58 bgtz instruction, A-58 bgt instruction, A-58 bgt instruction, A-58 bgt instruction, A-58 bgt instruction, A-58 bgtz instruction, A-59 bias, 175 biased notation, 175 bidirectional links, 622   |
| ARPANET network, 547 array indices, 143 pointers vs., 146 arrays, 143, (see also pointers) of logic elements, B-17–B-18 setting, to zeros, 145 (fig.), 146 ASCII, 161 representation of characters, 161 assemblers, 6, 109, A-4, A-10–A-17, (see also object file) directives, A-5 function of, A-10–A-11 microcode, C-24 MIPS, 110, 115 relocation information, A-14 syntax, A-48–A-50 for Unix systems, A-17 assembly, 109 assembly language, 6, 7 (fig.), 109, A-3 code, A-4 (fig.) disadvantages, A-10 high-level languages vs., A-13 MIPS, 96, 102, 107, 118, 123, 132, 174, 180, 183, 224 syntax for, 335 when to use, A-8–A-10 Assessing the Speed of Algol 60, 72 Association for Computing Machinery, 256 | benchmarks, 66, (see also peak performance; performance) Dhrystone, 73–74, 78 kernel, 79 selection of, 80 small, 68 SPEC processor, 67 synthetic, 73–74 toy programs as, 79 use of, 66 Whetstone, 73–74, 78–79 beq instruction, 111, 115, 270, 283, 365, A-58 datapath in operation for, 303 (fig.) operands, 279 steps to executing, 302 beqz instruction, A-58 bge instruction, A-58 bgequ instruction, A-58 bgetal instruction, A-58 bgt instruction, A-58 bgt instruction, A-58 bgt instruction, A-58 bgt instruction, A-58 bgtz instruction, A-58 bgtz instruction, A-59 bias, 175 biased notation, 175 bidirectional links, 622 Bigelow, John, 32   |
| ARPANET network, 547 array indices, 143 pointers vs., 146 arrays, 143, (see also pointers) of logic elements, B-17-B-18 setting, to zeros, 145 (fig.), 146 ASCII, 161 representation of characters, 161 assemblers, 6, 109, A-4, A-10-A-17, (see also object file) directives, A-5 function of, A-10-A-11 microcode, C-24 MIPS, 110, 115 relocation information, A-14 syntax, A-48-A-50 for Unix systems, A-17 assembly, 109 assembly language, 6, 7 (fig.), 109, A-3 code, A-4 (fig.) disadvantages, A-10 high-level languages vs., A-13 MIPS, 96, 102, 107, 118, 123, 132, 174, 180, 183, 224 syntax for, 335 when to use, A-8-A-10 Assessing the Speed of Algol 60, 72  | benchmarks, 66, (see also peak performance; performance) Dhrystone, 73–74, 78 kernel, 79 selection of, 80 small, 68 SPEC processor, 67 synthetic, 73–74 toy programs as, 79 use of, 66 Whetstone, 73–74, 78–79 beq instruction, 111, 115, 270, 283, 365, A-58 datapath in operation for, 303 (fig.) operands, 279 steps to executing, 302 beqz instruction, A-58 bge instruction, A-58 bgequ instruction, A-58 bgezal instruction, A-58 bgtz instruction, A-58 bgt instruction, A-58 bgt instruction, A-58 bgt instruction, A-58 bgt instruction, A-58 bgtz instruction, A-59 bias, 175 biased notation, 175 bidirectional links, 622   |

| assemblers, linkers, SPIM simulator, A-13       | block size  |
|---|---|
| computer abstraction and technology, 18         | increasing, 472–473   |
| computer components, 16                         | disadvantage of, 473  |
| datapath and control, 354                       | miss rate vs., 472 (fig.)                                       |
| enhancing performance with pipelining, 421, 431 | blt instruction, A-17, A-59                                     |
| instructions, 108                               | bltu instruction, A-59  |
| interfacing processors and peripherals, 563     | bltzal instruction, A-59  |
|   | bltz instruction, A-60  |
| I/O system performance, 579                     |   |
| mapping control to hardware, C-27               | Bnegate control line, 191                                       |
| memory hierarchy design, 514                    | bne instruction, 111, 115, A-17, A-60<br>bnez instruction, A-60 |
| parallel processors, 634                        |   |
| principles of locality, 512                     | Boolean algebra, <b>B-5</b> -B-7                                |
| role of performance, 58                         | AND operator and, B-5   |
| VAX and MIPS goals, 4, 5                        | NOT operator and, B-5–B-6                                       |
| BINAC, 34                                       | OR operator and, B-5  |
| binary digit, 5, 103                            | Booth's algorithm, 205–212                                      |
| binary numbers, 5, 6, 103, (see also numbers)   | first step cases, 208   |
| converting from smaller size to large, 172–173  | with negative numbers, 209 (fig.)                               |
| negating, 171                                   | for positive numbers, 209 (fig.)                                |
| in scientific notation, 225                     | recasting, 211  |
| b instruction, A-57                             | as the sum, 211   |
| bisection bandwidth, 623                        | Branch, <b>292</b> , 382  |
| bit map, 12                                     | branch-delay slots, 449   |
| purpose, 13                                     | branch equal instruction. (see beq instruction)                 |
| bits, 5, 103                                    | branches  |
| classifying groups of, 207                      | addressing, 127–130   |
| dirty, <b>490</b>                               | address select logic types, C-18                                |
| done, 567                                       | conditional, 111, 128, 129, 149, 150 (fig.)                     |
| least significant, 169                          | datapath for, 282 (fig.)  |
| line, B-28                                      | delayed, 119, <b>443</b> , 449, A-37                            |
| most significant, 169                           | operations required of, 281                                     |
| reference, 489                                  | target address, 281   |
| sign, 170                                       | unconditional, 112  |
| status, 611                                     | branch hazards. (see control hazards)                           |
| sticky, 243, 266                                | branch instruction, 291, A-57-A-61                              |
| use, <b>489</b>                                 | pipeline impact on, 424 (fig.)                                  |
| valid, 461                                      | single state machine and, 329 (fig.)                            |
| Blaauw, Gerrit, 442                             | VAX, E-10   |
| ble instruction, A-59                           | branch not equal instruction. (see bne instruction)             |
| bleu instruction, A-59                          | branch prediction, 430  |
| blez instruction, A-59                          | break instruction, A-69   |
| block(s), 456, (see also pages)                 | breakpoint, A-41  |
| cache, 612                                      | setting, A-41   |
| combinational, B-4                              | Brooks, Fred Jr., 442   |
| "control-logic," C-4                            | Browning, Robert, 148   |
| field selection, 461                            | bubbles, 399, (see also pipeline stalls)                        |
| finding, 508–510                                | pipelined instruction sequence with, 401 (fig.)                 |
| fixed-size, 484                                 | buffers, (see also TLB)   |
| logic, state, B-4                               | DECStation 3100 write, 13 (fig.)                                |
| modulo number, 459–460                          | frame, 13   |
| multiword, 469, 471                             | raster refresh, 13  |
| placement, 502–508                              | store, 512  |
| strategy, 503                                   | three-state, B-28, B-29 (fig.)                                  |
| replacement, 510–511                            | tri-state, B-28   |
| LRU, 510  | Burks, Arthur, 32, 94, 111, 249, 521                            |
| random, 510                                     | Burroughs 5500, 72  |
| transfers, 557                                  | bus arbitration, 559–562  |
| variable-size, 484                              | centralized, parallel, 561                                      |

| bus arbitration (continued)  | inconsistent, 467  |
|--|--|
| daisy chain, 561   | index, 461   |
| distributed, by collision detection, 562                           | lower address portion, 463 (fig.)                          |
| distributed, by self-selection, 561-562                            | memory system design and, 473-476                          |
| bus bandwidth, 556, 564  | misses   |
| increasing, 556–558  | handling, 464–465  |
| buses, 275, 548-563, B-18, (see also bus arbitration; bus transac- | reducing penalty of, 465                                   |
| tions)   | stalls and, 465  |
| access to, 558-559   | miss rates, 468  |
| asynchronous, 551-556, 553, 556                                    | multilevel, 520  |
| backplane, <b>549</b> , 550–551, 552 (fig.)                        | number of bits needed for, 464                             |
| characteristics, 563, 619  | performance, 476–448                                       |
| contents of, 548   | read requests, 467   |
| daisy chain, 561 (fig.), 562                                       | reference request contents, 462 (fig.)                     |
| design difficulties, 548   | referencing a word, 459 (fig.)                             |
| disadvantages of, 548  | simulating, 515  |
| IBM PC, 552  | snooping, 635  |
| I/O, <b>549</b> , 550  | split, 469   |
| latency of, 548  | store implementation in, 512                               |
| processor-memory, 549  | structure, 459   |
| SCSI, 552  | tags, <b>460</b>   |
| shared, 314  | using four-word blocks, 470 (fig.)                         |
| standard, 549  | virtually addressed, <b>493</b> , 495                      |
| standards for, 562–564   | write requests, 467  |
| characteristics, 564 (fig.)  | cache-coherency, 608, (see also multiprocessors)           |
| synchronous, 551–556, <b>553</b> , 556, 558                        | block size and, 612  |
| types of, 549–551  | bus-based, 616   |
|  | · · · · · · · · · · · · · · · · · · ·                      |
| bus masters, 559   | multiprocessor, 610–612<br>protocols, <b>609</b>           |
| multiple, 559  | *  |
| bus priority, 560  | example, 612–614   |
| fairness and, 560  | write-invalidate, 613 (fig.)                               |
| bus request, 559   | steps, 616 (fig.)  |
| bus transactions, 549  | callee   |
| initial steps in, 560 (fig.)                                       | procedure, A-22  |
| read, 549  | save, 121, 124   |
| write, 549   | saved registers, A-26                                      |
| bypassing. (see forwarding)  | caller   |
| byte order, A-45   | procedure, A-22  |
| big-endian, A-45   | save, 121, 124   |
| little-endian, A-45  | saved registers, A-26                                      |
| bytes  | call instruction, 147                                      |
| address, 137   | capabilities, 526  |
| size, 100  | capacity misses, 513                                       |
| byte/word/long displacement deferred addressing, E-5               | Carryln, <b>185</b> , 194–195, 196                         |
|  | CarryOut, 185, 196   |
| ^  | at 1, 185  |
| C  | CAS (Column Access Strobe), B-32                           |
|  | case statement, 115  |
| cache, 16-17, 458-481, 526, 635, (see also block(s); memory; mem-  | cathod ray tube. (see CRT)                                 |
| ory hierarchy; set associative cache)                              | Cause register, 345, 346, 434, 569, 570, A-32 (fig.), A-33 |
| as a slave, 525  | fields, A-31   |
| basics, 480–481  | CauseWrite, 346  |
| block, 612   | CDC 6600, 35, 72, 253, 442, 443 (fig.), 582                |
| finding, 469   | central processing unit. (see CPU)                         |
| in DECStation 3100, 466 (fig.)                                     | c.eq.d instruction, A-66                                   |
| direct mapped, 459, 460 (fig.)                                     | c.eq.s instruction, A-66                                   |
| file, <b>579</b>   | channel controllers, 573                                   |
| hit rate, 468  | Charles V, 92  |

| chips, 13, 23, (see also integrated circuits)  | communication, network computers and, 20                                  |
|--|---|
| CISC machines, A-7, E-3                        | comparison instructions, A-56-A-57  |
| Clark, David, 20                               | compilers, 6, 8–9, 29, <b>A-6</b>   |
| clear1 array, 143                              | assembly language coders and, 147   |
| clear2 vs., 145                                | compilation speed and, A-7  |
| c.le.d instruction, A-66                       | C translation and, 96   |
| c.le.s instruction, A-66                       | gcc, A-22   |
| clock, 53, 274 (fig.), <b>B-18</b> –B-21       | MIPS, A-22  |
| cycle time, B-18                               | optimizations, 66   |
| edge, 273                                      | programmers vs., A-9  |
| frequency, B-18                                | in systems software level, 9 (fig.)                                       |
| period, <b>53</b> , B-18                       | compiling, 6, 7 (fig.)  |
| rate, 53                                       | compulsory misses, 513  |
| signal, B-19 (fig.)                            | computer-aided design (CAD), 276, 289, B-39                               |
| skew, <b>B-40</b> , B-41 (fig.), B-42          | computer(s), (see also specific types of computers)                       |
| ticks, 53                                      | arithmetic, 246   |
| variable, 309                                  | commercial, characteristics, 40 (fig.)                                    |
| implementation, 310                            | communicating to, 20  |
| clock cycles, 53, (see also clock cycle time)  | components, 18  |
| CPU, 57, 479                                   | digital, B-4  |
| decreasing number of, 43                       | embedded, A-8   |
| examples, 273–276                              | first electronic, 31–34   |
| instruction execution in, 314–322              | generations, 38, 40 (fig.)  |
| instruction length, 306                        | hardware. (see hardware)  |
| of instruction types, 310                      | key principles of, 108  |
| length of, 364                                 | organization of, 30 (fig.)  |
| measurement of, 58                             | parallel, 38, 40  |
| memory-stall, 476-477, 517                     | price/performance prediction, 28  |
| per instruction. (see CPI)                     | systems, 8–10, 9 (fig.)   |
| required for program, 55-56                    | Conant, James B., 640   |
| clock cycle time, 53, B-18                     | condition codes, E-10   |
| clocking methodology, 273                      | conflict misses, 513  |
| edge-triggered, 273, 275 (fig.)                | constant bit density, 546   |
| two-phase, <b>B-41-B-42</b>                    | constant-manipulating instructions, A-55                                  |
| c.lt.d instruction, A-66                       | constants, 124–125  |
| c.lt.s instruction, A-67                       | 32-bit, 182   |
| CM-1, 641, 642                                 | multiplying by, 210   |
| CM-2, 599–601, 642                             | context switch, 497   |
| I/O channel, 601                               | control, 14, 15 (fig.), 344, (see also control function; control hazards; |
| operation of, 599                              | control lines)  |
| organization, 600, 601 (fig.)                  | alternative methods for, 354 (fig.)                                       |
| performance, 600                               | ALU, 285–291  |
| photo, 600 (fig.)                              | Big picture of, 354   |
| CM-5, 626–630, 644                             | checking for exceptions, 348-349  |
| computational node, 627                        | in computer design, 352   |
| data network fat-tree topology, 628 (fig.)     | defining, 322–333   |
| features, 627                                  | definition of, 351  |
| photo, <b>629</b>                              | design, 333–334   |
| processing node, 627 (fig.)                    | for exceptions, 432 (fig.)  |
| Cobol, 8                                       | finite state, 324, 332 (fig.)   |
| Cocke, John, 442                               | forwarding, 413   |
| coherency problem, 575                         | hardwired, 352  |
| collision, 591                                 | for hazards, 399–412  |
| misses, 513                                    | main, unit, 291–306   |
| combinational elements, 272                    | microprogrammed, 352, C-22  |
| combinational logic, 274 (fig.), B-3, B-8-B-18 | multicycle, 322   |
| block inputs, B-20 (fig.)                      | multiplexor, 324  |
| comments, 95                                   | off-chip, 351   |

| control (continued)                                       | coprocessor 0, A-30  |
|---|--|
| optimizing, implementation, C-20–C-22                     | copy back, <b>490</b> , 511                                      |
| organizing, to reduce logic, C-24–C-27                    | CPI, <b>56</b> , 438   |
| pipelined, 381–390  | measurement of, 58   |
| overview, 422 (fig.)                                      | for MIPS instruction categories, 260                             |
| word, C-10, C-22  | obtaining, 57  |
| address-control lines in, C-21 (fig.)                     | stall cycles and, 479  |
| lower bits, C-13, C-14 (fig.)                             | C programming, 94, (see also sort procedure, C programming)      |
| control function  | assignment statements, D-4                                       |
| definition, 302   | conditional statements in, D-5–D-6                               |
| logic, PLA implementation and, C-16 (fig.)                | loops in, D-6–D-7  |
| parts, C-8  | procedures in, D-7   |
| PLA implementation and, C-14–C-15                         | relational expressions in, D-5–D-6                               |
| ROM implementation and, C-10–C-14                         | routine, A-8 (fig.)  |
| structured implementation of, 305 (fig.)                  | variable declarations in, D-3–D-4                                |
| truth table, 304 (fig.)                                   | standard types of, D-4   |
| control hazards, <b>424</b> –430, (see also hazard tests) | CPU, <b>14</b> , (see also CPU time)                             |
|   |  |
| always stalling and, 425                                  | clock cycles, 57, 479  |
| assuming branch not taken and, 425–430                    | execution time, 54, 58   |
| branch with stalls and, 426 (fig.)                        | performance, 53, 54  |
| exceptions and, 430–434                                   | improvement, 536   |
| controller  | CPU time, <b>52</b> , 476–477, 516–517, (see also CPU)           |
| channel, 573  | system, 52   |
| disk, 544   | user, 52   |
| implementation, 333                                       | Cray-1, 35, 39 (fig.)  |
| I/O, 573  | characteristics of, 40   |
| microcode, 343 (fig.)                                     | Cray-2, 65   |
| time, 544   | Cray C-90, 441   |
| traffic light, B-38 (fig.)                                | Cray computers, 602  |
| control lines, 293 (fig.), (see also control)             | overflow on, 253   |
| buses and, 553  | rounding errors and, 253   |
| for final three stages, 388                               | Cray, Seymour, 35, 252, 532                                      |
| labeling, 382   | CRT, 12  |
| optional, 388   | display, 12 (fig.)   |
| in pipelined control, 382                                 | cvt.d.s instruction, A-67  |
| setting of, 296 (fig.)                                    | cvt.d.w instruction, A-67  |
| values, 388 (fig.)  | cvt.s.d instruction, A-67  |
| control signals, 275, 334, (see also control)             | cvt.s.w instruction, A-67  |
| action caused by setting of, 316                          | cvt.w.s instruction, A-67  |
| determining how pc is written, 324 (fig.)                 | c.x.d instruction, 238   |
| function of, 294 (fig.)                                   | c.x.s instruction, 238   |
| partition of, 335   | cycles, 53   |
| pipelined datapath and, 386 (fig.)                        | cylinder, 542  |
| connected to control portion of pipeline registers, 391   |  |
| control unit, (see also control; main control unit)       | D  |
| address select logic for, C-20 (fig.)                     | U  |
| cache misses and, 464                                     |  |
| with counter, C-17  | daisy chain bus, 561 (fig.), (see also buses)                    |
| logic equations for, C-4, C-7 (fig.)                      | multiple, 562  |
| implementation of, C-8                                    | protocol followed by device on, 562                              |
| as microcode, C-22–C-23 (fig.)                            | dance hall, <b>620</b>   |
| microprogram for, 338–344                                 | data alignment, A-48   |
| for MIPS, C-6 (fig.)                                      | data bus width, 446  |
| techniques for implementing, C-3                          | data hazards, 390-399, <b>396</b> , 397, (see also hazard tests) |
| using explicit counter, C-18 (fig.)                       | clock cycle 9 and, 396 (fig.)                                    |
| Coonen, Jerome T., 255                                    | clock cycles 1 and 2 and, 392 (fig.)                             |
| C operations, 182, (see also C programming)               | clock cycles 3 and 4 and, 393 (fig.)                             |
| coprocessor, 255  | clock cycles 5 and 6 and, 394 (fig.)                             |

| clock cycles 7 and 8 and, 395 (fig.)                  | TLB in, 493  |
|---|--|
| control for, 399-412                                  | virtual address to data item in, 494 (fig.)                          |
| reducing, 412–424                                     | write buffer, 468  |
| data layout directives, A-14                          | write requests, 467  |
| data memory unit, 280 (fig.)                          | delayed branches, 443, 449, A-37                                     |
| data movement instructions, A-64-A-65                 | delayed loads, 443   |
| data parallelism, 597                                 | DeMorgan's Law, B-6  |
| datapath, 14, 15 (fig.)                               | DeMorgan's theorems, B-10  |
| adding, for branches, 284                             | design   |
| for branches, 282                                     | cost/performance, 76   |
| building, 276–282                                     | high-performance, 76   |
| combining, 284 (fig.)                                 | low-cost, 76   |
| with control unit, 295 (fig.)                         | principle. (see hardware, design principles)                         |
| creating single, 283–285                              | Devil's DP Dictionary, The, 182                                      |
| for fetching instructions, 277 (fig.)                 | D flip-flop, B-22-B-25, (see also flip-flops)                        |
| to handle load instruction, 379-380 (fig.)            | array of, B-24   |
| instruction fetch portion of, 284, 285 (fig.)         | with falling-edge trigger, B-24 (fig.)                               |
| jump instruction and, 307                             | hold time, B-24, B-25 (fig.)   |
| for load or store, 280 (fig.)                         | operation of, B-24 (fig.)  |
| for MIPS architecture, 286 (fig.)                     | set-up time, B-24, B-25 (fig.)                                       |
| multicycle, 313 (fig.)                                | Dhrystone benchmark, 73–74, 78                                       |
| with control lines, 315 (fig.)                        | dies, 23   |
| for MIPS, 313 (fig.)                                  | costs of, 26   |
| pipelined performance consequences, 438 (fig.)        | per wafer, 44  |
| for multicycle implementation, 323                    | Digital Equipment Corporation. (see DEC)                             |
| with multiplexors and control lines, 293 (fig.)       | direct mapped block placement, 502, 503 (fig.)                       |
| in operation for beq instruction, 303 (fig.)          | direct mapped cache, 502   |
| pipelined, 367–381, 370 (fig.)                        | eight-block, 504 (fig.)  |
| with control signals identified, 386 (fig.)           | three address portions for, 508                                      |
| for R-type instructions, 279 (fig.)                   | direct memory access. (see DMA)                                      |
| single-cycle, 369 (fig.)                              | directories, 635   |
| pipeline performance consequences, 438 (fig.)         | disk arrays, 592, (see also arrays)                                  |
| data rate, 538  | disk controller, 544   |
| I/O devices and, 540                                  | disks, magnetic. (see magnetic disks)                                |
| DataRdy signal, 553                                   | dispatch, 336  |
| data selector, 283                                    | as case statement, 339   |
| data transfer, 570–573                                | operation, C-18  |
| instructions, 149, 150 (fig.)                         | tables, 336, 342, 343  |
| interrupt driven, 570                                 | displacement addressing, 130, E-5                                    |
| DEC, 35, 602, (see also VAX)                          | types of, E-5  |
| Alpha, 154, 436, 441, 444, 518                        | div.d instruction, 238, A-67   |
| NVAX, 436   | dividend, 213  |
| PDP-8, 35, 37 (fig.), 40                              | div instruction, 223, A-52   |
| PDP-11, 516, 525, 582, E-22, E-23                     | division, 212–224, (see also addition; multiplication; remainder;    |
| decimal numbers, 103, (see also numbers)              | subtraction)   |
| decoders, <b>B-9</b> , (see also combinational logic) | algorithm, first version, 215 (fig.)                                 |
| three-bit, B-9 (fig.)                                 | example, 216 (fig.)  |
| three-to-eight, B-9<br>two-level, B-32                | algorithm, second version, 218 (fig.)                                |
| column access, B-32                                   | example, 219 (fig.)  |
| row access, B-32                                      | algorithm, third version, 220 (fig.) example, 221 (fig.)             |
| decoding, 325   | hardware, first version, 214 (fig.)                                  |
| DECStation 3100, 466–469                              |  |
| cache, 466 (fig.)                                     | hardware, second version, 217 (fig.)<br>hardware, third version, 221 |
| read requests, 467                                    | long division example, 212–213                                       |
| measurements, 469                                     | nonrestoring, 265  |
| miss rates, 468 (fig.)                                | restoring, 265   |
| processing read or write through, 495 (fig.)          | signed, 222–223  |
| 1   |  |

| divisor, 213  | elapsed time, 52   |
|---|--|
| Divisor register, 213   | ELXSI 6400, 256  |
| div.s instruction, 238, A-68  | embedded computer, A-8   |
| divu instruction, 223, A-52   | emulation, 355   |
| D latch, B-22-B-24, (see also latches)                              | encoder, <b>B-9</b>  |
| DMA, 571  | encoding, C-26, (see also microcode)                                       |
| for hard disk interface, 573  | maximum, C-27  |
| memory system and, 574–575  | minimum, C-27  |
| multiple, devices, 572  | Engelbart, Doug, 10, 582   |
| processors, 573   | ENIAC, 31 (fig.), 521  |
| transfer chains, 574  | described, 31–32   |
| transfer steps, 572   | EPC register, 346, A-33  |
| virtual memory and, 574–575   | EPCWrite, 346  |
| don't cares, 290, <b>B-15</b> , (see also combinational logic)      | eq instruction, 238  |
| input, B-16   | error-correcting codes (ECC), B-34   |
| output, B-16  | error correction, B-33–B-35  |
| types of, B-16  | detection and, B-34  |
| double precision, 227   | distance-3 code and, B-34–B-35   |
| integer multiplication, 261   | parity code and, B-33  |
| doubles, 227  DBAM 16 4FE 472 476 F22 F2E B 20 B 22 (can also mark) | Ethernet, 20, 547, 563, 582, 591   |
| DRAM, 16, 455, 473, 475–476, 523–525, B-30–B-33, (see also mem-     | controllers, 582   |
| ory; SRAM; virtual memory) 1-transistor, B-32 (fig.)                | evolution-revolution spectrum, 640, 641 (fig.)                             |
|   | EWcar signal, B-37<br>EWgreen signal, B-37                                 |
| 4Mx1, B-33 (fig.)<br>32Kx8, B-31 (fig.)                             | EWlite signal, B-37  |
| access time, 455, 519   | Exabyte EXB-120, 581 (fig.)  |
| board, early, 524 (fig.)  | exception handler, 499   |
| capacity, 630   | exception instructions, A-69–A-70  |
| chip interface, 520   | exception program counter (EPC), 178, 345, 430, 498                        |
| growth in capacity of, 22 (fig.)                                    | data write port, 346   |
| page mode, 476  | exceptions, 178, <b>344</b> –349, A-30–A-34, ( <i>see also</i> interrupts) |
| performance, 519 (fig.)   | causes of, 434   |
| price per bit, 455  | control hazards and, 430–434   |
| refreshed charge, B-31  | controls for handling, 432 (fig.)  |
| sizes, 476 (fig.)   | detecting, 348–349   |
| speed, 19   | handling of, 345–347   |
| structure, 475–476  | imprecise, 434   |
| two-level decoder, B-32   | methods for communicating reasons for, 345                                 |
| dynamic data, A-20  | multiple simultaneous, 434   |
| dynamic random access memory. (see DRAM)                            | overflow, 430  |
|   | page fault, 500  |
|   | precise, 434   |
| E   | processing aspects, 347 (fig.)   |
|   | as result of arithmetic overflow in add instruction, 433 (fig.)            |
| early start, 473  | system call, 496   |
| Eckert, J. Presper, 21, 31  | TLB, 500   |
| Eckert-Mauchly patent, 32   | types of, 348  |
| edge-triggered clocking, <b>B-18</b> , B-21 (fig.)                  | execution time, 50, (see also performance; response time)                  |
| advantage of, B-20–B-21   | after improvement, 71  |
| edge-triggered timing, B-39–B-41, (see also level-sensitive timing) | average instruction, 77  |
| clock length, B-40 (fig.)   | faster, 69   |
| clock skew and, <b>B-40</b> , B-41 (fig.)                           | MIPS and, 60–61  |
| drawbacks, B-41   | normalized, 75   |
| EDSAC, 32, 33 (fig.), 353   | ratio, 75  |
| mercury delay lines, 522 (fig.)                                     | total, 70  |
| EDSAC 2, 354  | two program example, 69  |
| EDVAC, 32   | EX hazard  |
| EISPACK, 250, 251   | forwarding and, 413, 415   |

| stalling and 402   | D, <b>B-22</b>   |
|--|--|
| stalling and, 402 expansion factor, <b>A-10</b>                            | with falling-edge trigger, B-24 (fig.)                         |
| - · · · · · · · · · · · · · · · · · · ·                                    | 0 0  |
| EX pipe stage, 367 control hazards and, 425                                | operation of, B-24 (fig.)<br>in metastable state, B-43         |
|  | fllv instruction, A-54   |
| exceptions and, 434 for load instruction, 373 (fig.)                       | float, 225   |
| for load instruction, 373 (fig.) overflow exceptions and, 430              |  |
|  | floating point, 225–244, (see also arithmetic)                 |
| in pipelined control, 382  | addition, 230–233, 234 (fig.)                                  |
| stalling and, 402, 412 for store instruction, 374, 375, 376 (fig.)         | arithmetic unit dedicated to, 235 (fig.) exclusion of, 249–250 |
| for store instruction, 374–375, 376 (fig.)                                 | hardware, 250  |
| exponent, 226, 227   |  |
| negative, 228 product calculation, 233                                     | instructions, A-65–A-69<br>multiplication, 233–240, 239 (fig.) |
| product calculation, 255   |  |
|  | performance, 633   |
| F  | registers, 240<br>supported instructions, 238                  |
| •  |  |
| (11)   | floating-point accelerator (FPA), 599                          |
| fallacies, 26, (see also pitfalls)   | floating-point operation, 65<br>floating vectors, 250          |
| cost/performance, 70–76  | floppy disks, 19, 542  |
| Fallacy (20 (20  | flushing, 575  |
| Amdahl's Law doesn't apply to parallel computers, 638–639                  | Flynn, Michael, 442–443  |
| An architecture with flaws cannot be successful, E-21                      | for loops, 114, 134, (see also loops)                          |
| Computers using antiquated computation model, 26                           | nested, 139–140  |
| Geometric mean of ratios tracks total execution time, 75–76                | format field, C-26, C-27                                       |
| Hardware-independent metrics predict performance, 71–72                    | Forrester, J., 522   |
| If space in control store, new instructions are cost free, 350             | Fortran, 8, A-24   |
| Increasing pipelining depth always increases performance, 437              | overflow and, 178  |
| It is possible to design a flawless architecture, E-19                     | forwarding, 412  |
| Magnetic storage is on its last legs and will be shortly replaced,         | conditions for, 413–415  |
| 576  | control, 413   |
| More powerful instructions mean higher performance, 147                    | disadvantage of, 420   |
| Peak performance tracks observed performance, 639                          | example, 416   |
| Pipelining is easy, 437  | clock cycles 3 and 4 of, 418 (fig.)                            |
| Right shift instruction is same as integer division by power of            | clock cycles 5 and 6 of, 419 (fig.)                            |
| two, 245   | with loads and stores, 420–424                                 |
| Synthetic benchmarks predict performance, 73–74                            | modified datapath for, 417 (fig.)                              |
| The architecture that executes fewer instructions is faster, E-21–<br>E-22 | multiplexors, 415  |
|  | Forwarding Unit, 416   |
| false sharing, <b>612</b> fields, 103                                      | pipeline connections for, 421, 422 (fig.)                      |
| names of, 104  | frame buffer, 13 (fig.)  |
| file caches, 579   | front-end machine, 600–601                                     |
| finite state machine, <b>322</b> , <b>B-35</b> –B-39                       | fully associative block placement, 502, 503 (fig.)             |
| control, 325 (fig.), 332 (fig.)  | fully associative cache, 506                                   |
| implementation, C-4–C-15   | blocks in, 510   |
| controller implementation, 333   | eight-block, 504 (fig.)  |
| for controlling memory-reference instructions, 327                         | performance, 506   |
| with exception detection, 349 (fig.)                                       | funct field, 104   |
| implementation of, 322–324, 331  | FutureBus bus, 563, 564  |
| implemented with a state register, B-39 (fig.)                             |  |
| internal storage, B-36 (fig.)  | _  |
| next state determination, 334  | G  |
| next-state function, <b>B-35</b>   |  |
| output function, B-35  | gates, <b>B-7</b> –B-8   |
| R-type instructions and, 328 (fig.)  | AND, B-7–B-8, B-14   |
| synchronous, B-35  | NOR, B-21  |
| firmware, 352  | cross-coupled, B-22 (fig.)                                     |
| flip-flops, <b>B-22</b> –B-25, (see also latches)                          | OR, B-7-B-8, B-14  |

| ge instruction, 238   | hit, 456, (see also miss)   |
|---|---|
| geometric mean, 75  | double, 479   |
| formula for, 75   | rate, 457, 468  |
| Gibson, D.H., 526   | time, 457   |
| gi (generate), 196  | write, 471  |
| global pointer, A-21, (see also pointers)                           | Hoagland, Al, 18  |
| Goldstine, Herman, 32, 94, 111, 249, 251, 521                       | HP 9000, 40   |
| Goodyear MPP, 642   |   |
| photo, 644 (fig.)   |   |
| goto statement, 111   | 1   |
| Gray code, <b>B-46</b>  |   |
| gray-scale displays, 12–13  | IAS (Institute for Advanced Study), 32                              |
| gt instruction, 238   | IBM, 602  |
| guard, 242, 266   | 360/85, 526   |
|   | 360/91, 442, 444 (fig.)   |
|   | 370, 567  |
| H   | 650, 250  |
|   | 701, 34   |
| halfwords, 103  | 3330 disk, 577  |
| handshaking, 553  | 7030, 442   |
| handshaking protocol, 553–554                                       | 7090, 254   |
| asynchronous, 554 (fig.)  | 7094 series, 250, 251, 252  |
| implementing, 557 (fig.)  | entrance into computers, 34   |
| hard disks, 19-20, 542-546, (see also floppy disks; magnetic disks) | Personal Computer, 37, 40, 255                                      |
| advantages, 542   | Power PC, 154, 356  |
| densities, 545  | Powerstation 550, 67  |
| organization of, 543 (fig.)   | RS/6000, 444, 551   |
| hardware  | System/360, 34–35, 36 (fig.), 40, 153, 251–252, 355, 442, 516, 525, |
| design principles, 96, 97, 104, 125                                 | 582   |
| good design demands compromise, 104, 149                            | guard digit and, 252  |
| make the common case fast, 104, 149, 270                            | icb instruction, 134, 135   |
| simplicity favors regularity, 96, 149, 270                          | ICL DAP, 642  |
| smaller is faster, 97, 149  | ID pipe stage, 367, 369   |
| operands of, 97–103   | control hazards and, 425, 426                                       |
| operations of, 95–97  | exceptions and, 434   |
| harmonic mean, 87   | for load instruction, 372 (fig.)                                    |
| Harvard architecture, 34  | in pipelined control, 382   |
| Hazard Detection Unit, 402, 404 (fig.), 412, 421                    | stalling and, 402, 412  |
| pipeline connections for, 421, 422 (fig.)                           | stalling dependent instruction in, 401                              |
| hazards. (see control hazards; data hazards)                        | for store instruction, 374  |
| hazard tests, 402-403   | IEEE 754/854 floating-point standard, 256                           |
| EX hazard, 402, 413, 415  | IEEE 754 floating-point standard, 227–228                           |
| for forwarding, 413–415   | features, 243-244   |
| MEM hazard, 402, 415  | history, 255  |
| WB hazard, 402–403  | number encodings, 244   |
| helical scan tape, 580  | single precision bias, 229  |
| Hewlett Packard   | IEEE, 563   |
| HP 9000, 40   | IF pipe stage, 367  |
| HPPA, 154   | control hazards and, 42   |
| PA-RISC, 518  | for load instruction, 371–372 (fig.)                                |
| Precision architecture, 356   | in pipelined control, 382   |
| W. Kahan and, 255   | stalling and, 402   |
| hexadecimal, 175  | for store instruction, 375  |
| high-impedance state, B-29  | if statement, 111   |
| high-level programming languages, 6, A-6                            | options, 113 (fig.)   |
| architecture, 154   | if-then-else statements, 115  |
| benefits of, 8  | Illiac IV, 642  |
| Hillis, Danny, 644  | control unit, 643 (fig.)  |

| mmediate addressing, 130, 131 (fig.), E-5, E-7            | instruction set, 94, (see also instructions)                           |
|---|--|
| mmediate operand. (see I-type instruction format)         | architecture, 17, 29   |
| implementations, 18, (see also multicycle implementation) | maintaining as constant, 29  |
| ROM-based, 352  | design principles, 149   |
| simple, 283–312   | history of, 151–154  |
| single-cycle problems, 306–312                            | MIPS, 95, 247  |
| Increment-compare-and-branch. (see icb instruction)       | pipelining difficulties and, 436                                       |
| indexed addressing, E-5                                   | VAX, 152, 334  |
| index register, 100                                       | IntCause, 346  |
|   |  |
| indirect addressing, E-5                                  | integers, 171  |
| input devices, 10   | double-precision, multiplication, 261                                  |
| input operation, 549, 551 (fig.)                          | unsigned, 171, 261   |
| input/output. (see I/O)                                   | overflow and, 178  |
| instruction architecture, 281                             | integrated circuits, 13, 21–26   |
| instruction count, 57, (see also instructions)            | manufacturing process, 22  |
| measure of, 57  | very large scale, 21   |
| using one, 60   | Intel  |
| instruction execution, 314, (see also instructions)       | 80x86, 567   |
| in clock cycles, 314–322                                  | 4004, 35, 38 (fig.)  |
| execution, memory address computation, branch completion  | Delta, 631   |
| step, 319-320   | i860, 73   |
| instruction decode and register fetch step, 318-319       | intelligent peripheral interface (IPI), 563                            |
| instruction fetch step, 317–318                           | interconnection network, 630   |
| memory access or R-type instruction completion step, 320  | topology, 631  |
| step summary, 321 (fig.)                                  | interface message processor (IMP), 547                                 |
| write-back step, 320–321                                  | Intergraph Clipper C100, 73  |
| instruction format, 104, (see also instructions)          | interleaving, 474–475  |
| instruction classes and, 291                              | disadvantages of, 475  |
| MIPS, A-50-A-70   | International Business Machines. (see IBM)                             |
| observations, 291–292                                     | interrupt-driven I/O, <b>569</b> , 571                                 |
| types of, 104–105   | interrupt handler, A-31–A-32, (see also interrupts)                    |
| instruction mix, 77, 78                                   | example, A-32–A-33   |
| Instruction register (IR), 312, 317                       | interrupt instructions, A-69-A-70                                      |
| instructions, 5, 94, (see also specific instructions)     | interrupts, 178, <b>344</b> , A-30–A-34, ( <i>see also</i> exceptions) |
| arithmetic and logical, A-51–A-55                         | imprecise, 434   |
| •   | •  |
| average time per, 56                                      | precise, 434   |
| branch and jump, A-57–A-61                                | vectored, 345  |
| comparison, 171, A-56–A-57                                | int instruction, 171   |
| constant-manipulating, A-55                               | I/O bandwidth, 536   |
| data movement, A-64–A-65                                  | I/O benchmarks, (see also benchmarks)                                  |
| data transfer, 98   | file system, 539   |
| discarding, 425   | supercomputer, 538   |
| distribution of, on VAX and MIPS, E-22 (fig.)             | transaction processing, 538–539  |
| exception and interrupt, A-69–A-70                        | I/O buses, <b>549</b> , 550, (see also buses)                          |
| execution time of, 364                                    | I/O controllers, 573, (see also controller)                            |
| floating-point, A-65–A-69                                 | I/O devices, 539   |
| frequency of, 248   | behavior, 539  |
| on VAX and MIPS, E-23 (fig.)                              | characteristics, 539–540   |
| instruction fetch and decode portion of, 326 (fig.)       | collection of, 534 (fig.)  |
| length of, 104  | connecting, 548–563  |
| load, A-61-A-62   | data rate, 540   |
| memory-reference, 325, 327                                | diversity, 540 (fig.)  |
| pipelined sequence of, 420 (fig.)                         | giving commands to, 566–567  |
| representing, in computer, 103-110                        | partner, 539   |
| restartable, 500  | priorities of, 570   |
| stalling, 399, 401  | types of, 540–548  |
| store, A-63-A-64  | I/O instructions, <b>566</b> , 567, (see also instructions)            |
| throughput of, 364, 367                                   | I/O interrupt, 569, 570, (see also interrupts)                         |
|   | - · · · · · · · · · · · · · · · · · · ·                                |

| I/O performance, 536, (see also performance)                         | global, A-11   |
|--|--|
| measures, 537–539  | local, A-11  |
| I/O processors, 573  | routine with, A-7 (fig.)   |
| I/O rate, 538  | str, A-11  |
| I/O requests, 536  | la instruction, A-61   |
| 1/O systems, 534   | latches, <b>B-22</b> –B-25, (see also flip-flops)                  |
| assessing, 535   | alternating use of, B-42   |
| characteristics of, 565  | closed, B-23   |
| designing, 535, 578  | D, <b>B-22</b>   |
| future directions of, 578–580  | with NOR gates, B-23 (fig.)  |
| history of, 581–583  | operation, B-23 (fig.)   |
| performance, 579   | S-R, <b>B-21</b> , B-22  |
| IPI bus, 564   | transparent, B-23  |
| IRWrite, 318   | latency, 439   |
| ISAM system, 577   | lb instruction, A-61   |
| issues, 440  | lbu instruction, A-61  |
| multiple, 440  | ld instruction, A-61   |
| I-type instruction format, 105, (see also R-type instructions)       | l.d instruction, A-68  |
|  | LED, 10–12   |
|  | le instruction, 238  |
| J  | level-sensitive timing, B-41–B-42, (see also edge-triggered timing |
|  | two-phase clocking and, <b>B-41–B-42</b>                           |
| jal instruction, 119, A-60   | lexemes, A-12  |
| jalr instruction, A-60   | lh instruction, A-61   |
| j instruction, 112, 270, 283, A-60, (see also unconditional jumps)   | Ihu instruction, A-61  |
| addressing, 127–130  | libraries. (see subroutine libraries)                              |
| conditional, 121   | light-emitting diode (LED), 10–12                                  |
| instruction format for, 306  | li instruction, A-55   |
| operation of, 282  | link editor, 117   |
| single state and, 330 (fig.)   | linkers, <b>117</b> , <b>A-4</b> , A-17–A-18                       |
| Jobs, Steve, 37  | function of, A-18  |
| jr instruction, 116, A-61  | linking loader, 117  |
| in switch statement, 119   | Linpack, 79, 250, 251  |
| J-type instruction format, 127, (see also I-type instruction format; | Lisp, 8  |
| R-type instructions)   | overflow and, 178  |
| jump address table, 115  | Livermore laboratory, 252  |
| jump-and-link. (see jal instruction)                                 | Livermore Loops, 79  |
| jump instructions, A-57–A-61, (see also j instruction)               | load byte (lb), 161  |
| jump register. (see jr instruction)                                  | loader, <b>109</b>   |
| jumps, unconditional, 149, 150 (fig.)                                | load instruction, 99, A-61-A-62, (see also store instruction)      |
|  | base register for, 292   |
|  | datapath for, 379–380 (fig.)                                       |
| K  | in EX pipe stage, 373 (fig.)                                       |
|  | five-step operation of, 296, 302                                   |
| Kahan, W., 246, 253-255  | forwarding and, 420  |
| Karnaugh maps, B-17  | in ID pipe stage, 372 (fig.)                                       |
| Kelly-Bootle, Stan, 182, 441   | in IF pipe stage, 371–372 (fig.)                                   |
| kernels, 79  | implementing, 280 (fig.)   |
| Kernighan, Brian, D-2  | in MEM pipe stage, 373, 374 (fig.)                                 |
| Kilburn, T., 525   | operation of, 301 (fig.)   |
| KSR-1, 636   | in WB pipe stage, 373, 375 (fig.)                                  |
| ,  | load-store machine, 152, 159                                       |
|  | load upper immediate. (see lui instruction)                        |
| L  | load word. (see lw instruction)                                    |
| <del>-</del>   | local-area network (LAN), 20, 547                                  |
| labole A-2 (see also assamblers)                                     | locality, 454, (see also memory hierarchy)                         |
| labels, A-3, (see also assemblers)<br>external, A-11                 | principles of, 512   |
| external, A-11   | spacial, <b>455</b> , 480  |

| temporal, <b>454</b> , 456   | main memory, 18, (see also memory)                               |
|--|--|
| lock, 603  | magnetic disks vs., 20   |
| steps to acquire, 615 (fig.)   | mapping, memory, 482   |
| variables, 614   | fully associative, 485   |
| logic, (see also combinational logic)  | from virtual to physical address, 483 (fig.)                     |
| address select, 343  | Mark I-IV computers, 34  |
| block, 288   | Maspar MP-1 and MP-2, 642  |
| state of, B-4  | massively parallel, 606  |
| digital, 271   | matrix300, 67  |
| elements, 272  | Mauchly, John, 31, (see also Eckert-Mauchly patent)              |
| arrays of, B-17-B-18   | Mealy, George, 331   |
| inputs/outputs of, 275   | Mealy machine, 331, B-36   |
| minimization, C-20   | megaFLOPS. (see MFLOPS)  |
| sequential, B-4  | MEM hazard   |
| components, 273  | control for, 415-416   |
| two-level, B-10-B-14   | forwarding and, 415  |
| logical instructions, A-51-A-55  | stalling and, 402  |
| logical operations, 179–182  | memory, 4-5, 13, 14 (fig.), 454-430, (see also cache; DRAM; mem- |
| C and MIPS corresponding operations, 182   | ory hierarchy; SRAM; virtual memory)                             |
| long instruction word (LIW), 443   | addresses, 99 (fig.), 100 (fig.)                                 |
| loop index, 134  | cache only, 636  |
| loops, 112   | centralized, 620   |
| in C programming, D-6–D-4.7  | chips, 475   |
| for, 114, 139–140  | core, 522–524  |
| unrolling, 448   | data corruption in, B-33   |
| while, 128   | distributed, 620   |
| Los Alamos laboratory, 252   | division of, A-20-A-21   |
| l.s instruction, A-68  | higher, bandwidth, 474 (fig.)                                    |
| It instruction, 238  | inconsistent, 467  |
| lui instruction, 125, A-55   | layout, A-20 (fig.)  |
| effects of, 126 (fig.)   | magnetic core, 34  |
| lwcz instruction, A-62   | main, 18, 636  |
| lw instruction, 99, 270, 279, 283, 365, A-62   | mapping, 482   |
| lwl instruction, A-62  | primary, 18, 481   |
| lwr instruction, A-62  | secondary, 18  |
|  | shared, 620  |
|  | slave, 559   |
| M  | stalls, 465, 478   |
| •••  | system design, 474   |
| marking language 5 7 (Ga) 100 A 2  | transferring data between, 98                                    |
| machine language, 5, 7 (fig.), 109, <b>A-3</b>   | types of, 18   |
| MIPS, 107, 118, 127, 132   | usage, A-19–A-21   |
| code, A-5 (fig.)   | word in, 98  |
| floating-point, 241<br>Macintosh IIs, 256  | memory-data, 320   |
| •  | memory elements, B-21-B-35, (see also memory; memory hierar-     |
| McKevit, Jim, C-2  | chy)   |
| macros, A-4, A-15  | DRAMs, B-30–B-33   |
| formal parameter, A-16   | error correction, B-33–B-35                                      |
| magnetic disks, 19–20, <b>542</b> –546, 545 (fig.), 576, (see also floppy disks; hard disks) | flip-flops, B-22–B-25  |
| arm, 20  | latches, B-22-B-25   |
| arrays of, 579–580   | register files, B-25-B-26  |
| characteristics, 546 (fig.)  | SRAMs, B-27–B-30   |
| floppy, <b>19</b> , 542  | unlocked, <b>B-21</b>  |
| hard, (fig.)19, 542–546  | memory hierarchy, 455, (see also locality)                       |
| off-line, 580  | behavior, 513–514  |
| on-line, 580   | block placement choices, 510                                     |
| types of, 19–20, 542   | designing, 514, 520  |
| main control unit, 291–306, (see also control unit)  | design parameters, 502 (fig.)                                    |
| man common man, 2/1 000, (see mos control drift)   | <b>3</b> • • • • • • • • • • • • • • • • • • •                   |

I-14 Index

| memory hierarchy (continued)   | microinstructions, 334, C-22, (see also microcode)   |
|--|--|
| framework for, 501–514   | addresses of, 335  |
| levels, 456, 457 (fig.)  | combining, 341   |
| lower level, 456   | execution of, 335–336  |
| spacial locality and, 458  | fields of, 335, 336 (fig.)   |
| structure, 456 (fig.)  | ·  |
|  | values, 337 (fig.)   |
| temporal locality and, 458   | format definition, 335–337   |
| upper level, 456<br>write characteristic, 511                          | function of, 338–341   |
|  | narrowing, C-26<br>microprocessors   |
| memory-mapped I/O, <b>566</b> , A-34–A-36<br>alternative, 567          | first, 35  |
| four device registers, A-35 (fig.)                                     |  |
|  | multiple, on single bus, 607<br>SPARC, 627   |
| Receiver Control register, A-34 Receiver Data register, A-35           |  |
| Transmitter Control register, A-35                                     | microprogram, (see also microcode; microprogramming)   |
| Transmitter Data register, A-35  Transmitter Data register, A-35  A-36 | for control unit, 342 (fig.)<br>creating, 338–344  |
| memory-memory machine, 152, 159  | for memory-reference instructions, 339   |
| memory-stall clock cycles, 476–477, 517, (see also clock cycles)       | for R-type instructions, 340   |
| read-stall cycles and, 477   | translating, C-23–C-27   |
| write-stall cycles and, 477  | translation of, 342  |
| MEM pipe stage, 367, 423   |  |
| control hazards and, 429 (fig.)  | microprogramming, <b>322</b> , <b>334</b> , (see also microprogram) changes in, 353  |
| for load instruction, 373, 374 (fig.)                                  | history of, 353–356  |
| in pipelined control, 382  | in simplifying control design, 333–344   |
|  |  |
| stalling and, 402, 412<br>for store instruction, 375, 377 (fig.)       | Microsoft Disk Operating System, 37 million floating-point operations per second. (see MFLOPS)   |
| MemRead signal, 318, 320, 326, 382                                     | million instructions per second. (see MIPS (million instructions   |
| MemtoReg signal, 320, 382  | per second))   |
| MemWrite signal, 320, 326, 382   |  |
|  | MIMD computer, 596, 602–603  |
| mercury delay lines, 522   | characteristics, 607 (fig.)  |
| metastability, <b>B-43</b> , B-44 (fig.)<br>metrics, 54                | design, 603<br>network-connected, 619–630  |
|  | and the second s |
| hardware-independent, 71–72  | characteristics, 622 (fig.)  |
| performance, 60–66<br>relating, 54–60                                  | performance, 602<br>programming, 603–607   |
| mfc0 instruction, 178  | with single bus connection, 607–619  |
| mfcl.d instruction, A-65   | styles of, 603   |
| • · · · · · · · · · · · · · · · · · · ·                                | minicomputer, 35, (see also specific types of minicomputers)   |
| mfcz instruction, A-65<br>mfhi instruction, 210, 223, A-64             | minterm, C-15  |
| mfloi instruction, A-64  | unique, C-15   |
| mflo instruction, A-04   | MIPS architecture, <b>60</b> , 77–78, (see also MIPS R2000; MIPS R3000;  |
| MFLOPS, <b>64</b> , 78   | MIPS R4000)  |
| formula for, 64  | 32-bit ALU for, 189–192  |
| normalized, 65   | addressing modes, 131 (fig.)   |
| peak, 66   | alternatives, 130–142  |
| problems, 65   | ALUs and, 183  |
| rating, 65–66  | assembler, 110, 115  |
| sustained, 645   | assembly language, 96, 102, 107, 118, 124, 132, 174, 180, 183, 224   |
| MFP (Machine with Floating Point), 83                                  | floating-point, 241  |
| microassembler, 336  | datapath for, 286 (fig.)   |
| microcode, C-22, (see also encoding)                                   | decision-making instructions in, 118   |
| assembler, C-24  | floating-point, 241  |
| controller, 343 (fig.)   | global pointer register, A-21  |
| disadvantage of, 350   | goals of, E-4  |
| field translation, C-25 (fig.)   | instruction categories, 150  |
| horizontal, C-27   | instruction encoding, 105 (fig.), A-50   |
| optimizer, 340   | instruction frequency, 248   |
| vertical, C-27   | instruction representation in, 107   |
|  | *  |

| instruction set, 95, 247                              | for one/four word block size, 471 (fig.)                            |
|---|---|
| logical operations and, 180                           | of split cache, 469   |
| M/2000, 437, E-21–E-22                                | three miss sources and, 514 (fig.)                                  |
| machine language, 107, 118, 123, 132                  | MNFP (Machine with No Floating Point), 84                           |
| code, A-5 (fig.)                                      | modules, <b>A-4</b> , A-17  |
| floating-point, 241                                   | references, A-4   |
| memory addresses, 100 (fig.)                          | Moore, Edward, 331  |
| multiplication/division and, 224                      | Moore machine, 331, B-36  |
| negative numbers and, 174                             | Moore school, 31–32   |
| operands, 102, 107, 118, 123, 132, 174, 180, 183, 224 | motherboard, 14   |
| floating-point, 241                                   | Motorola  |
| overflow detection, 178                               | 68881, 255  |
| processors, A-19–A-20                                 | 68882, 65   |
| ratings, 61–64  | mouse, 10, 11 (fig.), 540-542, 582                                  |
| registers, 97, 102                                    | anatomy of, 10-12   |
| usage convention and, A-23 (fig.), A-26               | moving, 541 (fig.)  |
| relative, 64, 77                                      | mov.d instruction, A-68   |
| subset implementation, 272, 275-276                   | move instruction, A-64  |
| supporting procedures in, 123                         | mov.s instruction, A-68   |
| word in, 97, 98                                       | MS-DOS, 37  |
| MIPS (million instructions per second)                | mtcz instruction, A-65  |
| 1-MIPS machines, 78                                   | mthi instruction, A-64  |
| 6-MIPS machines, 78                                   | mtlo instruction, A-64  |
| execution time, 60–61                                 | MTTF (mean time to failure), 546                                    |
| formula for, 60                                       | mul.d instruction, 238, A-68  |
| peak, 63  | mul instruction, A-52   |
| problems with, 61                                     | mulo instruction, A-52  |
| MIPS R2000, 466, 493, 599–600                         | mulou instruction, A-53   |
| addressing modes, A-48                                | mul.s instruction, 238, A-68  |
| assembler syntax, A-48-A-50                           | multicomputers, 643   |
| assembly language, A-47-A-70                          | multicycle control, 322   |
| CPU and FPU, A-47 (fig.)                              | multicycle implementation, 312                                      |
| MIPS R3000, 23 (fig.), 25 (fig.)                      | datapath for, 323   |
| MIPS R4000, 23 (fig.), 444, 518, 630                  | mult instruction, 210, A-53   |
| die, 24 (fig.)  | multiple-clock-cycle diagram, 378, 381 (fig.)                       |
| different versions of, 25 (fig.)                      | converting from single-clock-cycle diagrams to, 380                 |
| MIPS RISC Architecture, A-37                          | multiplexor, 283, 312, B-8-B-9, (see also combinational logic)      |
| MISD computer, 596                                    | arrayed 32 times, B-19 (fig.)                                       |
| miss, 456, (see also hit; miss rate)                  | controls, 324   |
| capacity, 513   | expanding existing, 312   |
| collision, 513  | forwarding, control values, 415 (fig.)                              |
| compulsory, 513                                       | four-input, 314   |
| conflict, 513   | two-input, B-8 (fig.)   |
| decomposition of, 513                                 | multiplicand, 198   |
| handling, 464–465                                     | Multiplicand register, 200  |
| instruction, 464                                      | 32-bit, 202   |
| penalty, 457  | multiplication, 198-212, (see also addition; division; subtraction) |
| latency component, 473                                | algorithm, first, 200 (fig.)  |
| read, 471   | example, 201 (fig.)   |
| stall and, 465  | algorithms, comparing, 209 (fig.)                                   |
| TLB, 491  | algorithm, second, 202 (fig.), 203 (fig.)                           |
| handling, 497–501                                     | example, 204 (fig.)   |
| processing speed up of, 500                           | algorithm, third, 206   |
| virtual memory, 482, 484                              | example, 207 (fig.)   |
| miss rate, <b>457</b> , 468, (see also miss)          | of binary floating-point numbers, 237                               |
| block size vs., 472 (fig.)                            | floating-point, 233-240, 239 (fig.)                                 |
| with DECStation 3100 cache, 307 (fig.)                | hardware, first version, 199 (fig.)                                 |
| for five cache sizes, 507 (fig.)                      | signed, 205, 212  |

I-16 Index

| multiplication (continued)                          | not instruction, 262, A-53                           |
|---|--|
| of significands, 236                                | NOT operator, B-5                                    |
| multiplier, 198                                     | NScar signal, B-37                                   |
| least significant bit of, 200–201                   | NSgreen signal, B-37                                 |
| Multiplier register, 199                            | Nslite signal, B-36                                  |
| 32-bit, 202   | NuBus bus, 564                                       |
| multiprocessors, 643, (see also cache-coherency)    | numbers  |
| cache-based, 611                                    | base, 168  |
| cache coherency, 610–612                            | binary, 5, 6, 103                                    |
| network-connected, 619 (fig.)                       | computer, 243  |
| Sequent Symmetry, 610, 616–619                      | decimal, 103   |
| single-bus, 608 (fig.)                              | denormalized, 244                                    |
| with snooping cache coherency, 610 (fig.)           | floating-point, 226                                  |
| multu instruction, 210, A-53                        | as instructions, 5                                   |
|   | negative, 168–175                                    |
|   | two's complement, 110                                |
| N   | ······································               |
| · ·   |  |
| NI-NI 044   | 0  |
| NaN, 244  |  |
| National Income Tax Service (NITS), 536             | 11 + 61 + 4 + 40/6 - > /                             |
| National Research and Education Network (NREN), 580 | object file, A-4, A-13 (fig.), (see also assemblers) |
| Nave, Rafi, 255                                     | data segment, A-13                                   |
| nCube/2, 631  | debugging information, A-14                          |
| negative numbers, 168–175                           | format, A-13–A-14                                    |
| neg.d instruction, A-68                             | header, A-13   |
| neg instruction, A-53                               | relocation information, A-13                         |
| neg.s instruction, A-68                             | symbol table, A-13                                   |
| negu instruction, A-53                              | text segment, A-13                                   |
| neq instruction, 238                                | one's compliment representation, 174                 |
| networks, 546-548, (see also network topologies)    | opcode, 105, <b>291</b> , C-26                       |
| advantages of, 20                                   | operands   |
| bidirectional links and, 622                        | constant, 124-125                                    |
| characteristics of, 546                             | memory-based, 134                                    |
| control, 626  | operating systems, 8                                 |
| costs, 622  | in loading program, A-19                             |
| cross bar, 624-625 (fig.)                           | operations   |
| diagnostics, 627                                    | AND, 181–182   |
| fully connected, 621, 623, 624-625 (fig.)           | complex, 134-135                                     |
| interconnection, 630, 631                           | logical, 179–182                                     |
| local area, 547                                     | memory-based, 134                                    |
| long-haul, 547                                      | OR, 181–182  |
| multistage, 623                                     | op field, 104  |
| packet-switched, 547                                | optical fiber, 580                                   |
| switches in, <b>622</b>                             | ori instruction, 182, A-53                           |
| terminal, 547                                       | or instruction, 270, 276, 283, 365, A-53             |
| network topologies, 621–624                         | OR operation, 181–182, B-5                           |
| fat tree, 628                                       | OR plane, B-12                                       |
| implementing, 624–626                               | OS (operating system), 565                           |
| multistage, 625 (fig.)                              | functions, 565–566                                   |
| in parallel processors, 624 (fig.)                  | output devices, 10                                   |
|   | output devices, 10<br>output operation, 549          |
| next-state function, 322, B-35, B-38                | * *  |
| explicit vs. encoded, C-27                          | three steps of, 550 (fig.)                           |
| sequencer implementation, C-15–C-22                 | output. (see I/O)                                    |
| nonuniform memory access, 619                       | overflow, 176, (see also underflow)                  |
| machines, 620                                       | Ada, 178   |
| nonvolatile memory technology, 18                   | conditions, 177 (fig.)                               |
| nop instruction, 402, 421, A-70                     | divide instructions and, 223                         |
| nor instruction, 261, A-53                          | floating point and, 227                              |

1-17

| handling, 178  | performance, 48, (see also benchmarks; peak performance)        |
|--|---|
| on Cray computers, 253   | calculating, 51–52  |
| in programming languages, 178  | comparing and summarizing, 68–70                                |
| in subtraction, 176–177  | components of, 58   |
| unsigned integers and, 178   | cost-performance, 27–28   |
| and great area great area, and                                       | CPU, 53   |
|  | defining, 49–52   |
| P  | equation factors, 57  |
| •  | importance of, 48   |
| 1  |   |
| packets, 547   | improving, 52   |
| page faults, 482, 487–490, (see also pages; page table; virtual mem- | measuring, 52–53  |
| ory)   | programs for evaluating, 66–68                                  |
| cause of, 499  | ratio example, 67   |
| exceptions, 500  | system, 53  |
| handling, 497–501  | peripheral processors, 582, (see also processors)               |
| instruction, 498   | personal computer, 37   |
| page offset, 483   | physical addresses, 482   |
| pages, 484, (see also blocks; page faults; virtual memory)           | physical page number, 483                                       |
| finding, 485–487   | pipelined control, 381–390                                      |
| LRU, 488–489   | overview, 422 (fig.)  |
| placing, 485–487   | pipelined datapath, 367–381                                     |
| page table, 485, (see also page fault; pages; virtual memory)        | pipelined dependencies, 397 (fig.), 398 (fig.)                  |
| changing, 497  | pipelined systems, performance, 435–436                         |
| indexing of, 486 (fig.), 508   | pipeline registers, 400, 412                                    |
| location, 485  | before forwarding, 414 (fig.)                                   |
| page mapping in, 488 (fig.)  | dependencies between, 413 (fig.)                                |
| reducing size of, 489, 490   | pipelines, (see also pipeline stalls; pipelining)               |
| register, 485  | data hazards. (see data hazards)                                |
| two, 489   | figure styles, 378  |
| paging, 484  | five-stage, 366   |
| Palmer, John F., 255   | graphically representing, 378–381                               |
| PALs, <b>B-14</b>  | impact on branch instruction, 424 (fig.)                        |
| parallel processing program, 602                                     | superscalar, 440  |
| development of, 604  | pipeline stalls, <b>399</b>                                     |
| parallel processors, (see also processors)                           | example, 404–405  |
| broken components in, 632–633  | clock cycles 2 and 3 of, 406 (fig.)                             |
| constraints of, 631  | clock cycles 4 and 5 of, 407                                    |
| costs, 631   | clock cycles 6 and 7 of, 408 (fig.)                             |
| future directions for, 630-637                                       | clock cycles 8 and 9 of, 409 (fig.)                             |
| large-scale, addressing in, 634-636, 637 (fig.)                      | clock cycles 10 and 11 of, 410 (fig.)                           |
| memory organization in, 620  | clock cycles 12 and 13 of, 411 (fig.)                           |
| message overhead on, 632 (fig.)                                      | insertion of, 403 (fig.)  |
| network characteristics, 626 (fig.)                                  | pipelining, <b>364</b> , (see also pipelines)                   |
| organization of, 634 (fig.)  | depth vs. obtained speedup, 437 (fig.)                          |
| programs for, 634  | difficulties, 436   |
| parameters, 121  | performance improvement, 367                                    |
| parity code, <b>B-33</b>   | throughput and, 439   |
| partitions, 630  | time per instruction and, 431                                   |
| PC-relative addressing, E-5, E-7                                     | pipe segment, 364   |
| PC. (see program counter (PC))                                       | pipe stage, <b>364</b> , 368 (fig.)                             |
| PCSource, 329, 346   | pi (propagate), 196   |
| PCSrc control line, 292  | Pitfall   |
| PCWrite, 322   | Choosing set associative cache solely for better miss rate, 518 |
| PCWriteCond, 322, 329  | Comparing computers using only one of performance metrics       |
| peak performance, 639, (see also benchmarks; performance)            | 73  |
| for 12 Perfect Club Benchmarks, 639 (fig.)                           | Expecting improvement in one aspect of machine performance      |
| for Cray YMP and IPSC/860, 640                                       | to increase performance proportionally, 70–71                   |
| Perfect Club, 80, 639 (fig.)   |   |
|  |   |

| Pitfall (continued)   | active, 487  |
|---|--|
| Extending addresses space by adding segments on flat address          | identifier, 497  |
| space, 518  | inactive, 487  |
| Failure to consider instruction set design can impact pipelining,     | switch, 497  |
| 436   | user, 496  |
| Forgetting floating-point addition is not associative, 245            | virtual address space and, 496                                     |
| Forgetting sequential word addresses do not differ by 1, 148          | processor-memory buses, 549, (see also buses)                      |
| Forgetting to account for byte addressing, 515                        | processors, 14, 15 (fig.), (see also parallel processors)          |
| Ignoring inexorable progress of hardware, 26                          | communicating with, 567–570  |
| Measuring parallel processor performance by linear speedup            | components, 14   |
| vs. execution time, 537–538   | DMA, 573   |
| Microcode implementing a complex instruction may not be               | I/O, 573   |
| faster, 350   | MIPS, A-19-A-20  |
| Moving functions from CPU to I/O processor performance                | performance time, 519 (fig.)                                       |
| improvement, 576–578  | peripheral, 582  |
| Predicting price-performance more than 5 years, 27                    | shared-memory, 603   |
| Selecting too small an address space, 515–516                         | product, 198   |
| Using AM of execution times to predict performance, 74                | partial, <b>264</b>  |
| Using miss rate as only metric for evaluating memory hierar-          | shifting, to right, 202  |
| chy, 516–517  | sign, 237  |
| Using peak performance to compare machines, 73                        | unnormalized, 236  |
| Using peak transfer rate of a portion of I/O system, 576              | product-of-sums definition, B-10                                   |
| Write in assembly language to obtain highest performance, 147         | Product register, 199, 204   |
| pitfalls, 26, (see also fallacies)                                    | product term, C-15   |
| cost/performance, 70–76   | program counter (PC), 119, 128, 271, 276, 346                      |
| PLA, 304, 305 (fig.), 331, B-10-B-14, B-11, C-14-C-15, (see also com- | relative addressing, 128, 130, 131 (fig.)                          |
| binational logic)   | value sources for, 321   |
| characteristics, B-12   | program library, A-4   |
| control function implementation, C-14-C-15                            | programmable logic array. (see PLA)                                |
| form of, B-12 (fig.)  | PROMs, B-14  |
| for implementing logic function, B-13 (fig.)                          | protection implementation, 496-497                                 |
| ROMs and, B-15  | hardware and, 496  |
| ROM vs, C-27  | history of, 526  |
| truth tables and, B-12  | pseudoinstructions, 110, A-17, A-37, A-50-A-51, (see also instruc- |
| using dots, B-14 (fig.)   | tions)   |
| pointers, 143, (see also arrays)                                      | push instruction, 120  |
| argument, E-11  | Puzzle, 79   |
| array indices vs., 146  |  |
| in code to zero arrays, 146   | _  |
| frame, E-11   | Q  |
| global, 121   |  |
| stack, 124, E-11  | Quicksort, 79  |
| polling, 567  | quotient, 213  |
| disadvantage of, 567  | Quotient register, 213, 219  |
| pop, 120  |  |
| prefetching, 521  |  |
| primary memory, 18  | R  |
| print_int macro, A-16-A-17  |  |
| procedure call frame, A-24  | RAID (redundant arrays of inexpensive disks), 580                  |
| procedure calls, 122, A-22–A-26                                       | RAMs, (see also ROM)   |
| conventions, A-21-A-30  | nibble-mode, B-33  |
| example, A-26-A-30  | page-mode, B-33  |
| LIFO order, A-24  | static-column-mode, B-33   |
| in sort procedure, 141  | RAS (Row Access Strobe), B-32                                      |
| procedures, 119   | raster refresh buffer, 13  |
| in C programming, D-7   | Raymond, Eric, 150, 168, E-23                                      |
| swapping two locations in memory, E-13                                | rd field, 104  |
| process, 487, 497   |  |

Index 1-19

| ReadReq signal, 553  | ring topology, 622   |
|--|--|
| read/write head, 19  | RISC (reduced instruction set computer), 154, 641                    |
| reals, 225   | Ritchie, Dennis, D-2   |
| scientific notation for, 226   | "robo-line" storage, 580   |
| receiver, A-34   | rol instruction, A-54  |
| recursive procedures, A-24   | ROM (read-only memory), 331, B-14-B-15, (see also RAMs)              |
| reduced instruction set computer (RISC), 154, 641                            | control contents, C-19   |
| references, A-4, (see also modules)  | control memory contents, C-22 (fig.)                                 |
| external, A-18   | control store in, 350  |
| forward, A-11  | dispatch, C-19, C-21 (fig.)  |
| relocated, A-18  | microcode, C-26 (fig.)   |
| unresolved, A-4  | height, B-15   |
| refresh  | next-state, C-13-C-14  |
| buffer, 13   | PLAs vs., B-15   |
| rate, 12   | PLAs vs, C-27  |
| RegDst signal, 382   | programmable, B-14   |
| register addressing, 130, 131 (fig.), E-5                                    | shape, <b>B-15</b>   |
| register deferred addressing, E-5  | truth tables in, C-10–C-14   |
| register files, <b>276</b> –278, <b>B-25</b> –B-27, (see also registers)     | width, <b>B-15</b>   |
| with 2 read ports and 1 write port, B-26 (fig.)                              | ror instruction, A-54  |
| reading, B-25  | rotational delay, 543  |
| two read ports for, B-26 (fig.)  | rotational latency, 543–544  |
| write port implementation, B-27 (fig.)                                       | round, <b>242</b> , 266  |
| writing, B-25  | rounding, 242  |
| register-memory architecture, 152  | modes, 243   |
| register-register machine, 152   | rs field, 104  |
| registers, 97, (see also pipeline registers; register files; specific regis- | rt field, 104  |
| ters)  | R-type instructions, 104-105, 276, 291, (see also I-type instruction |
| bounds, 489  | format; J-type instruction format)                                   |
| contents, passing, 377   | datapath for, 279 (fig.)   |
| dedicated, 151   | elements for implementation, 278                                     |
| destination, 292   | execution steps, 294–296   |
| floating point, 240  | first step of, 297 (fig.)  |
| general-purpose, 151, 152 (fig.)   | fourth step of, 300 (fig.)   |
| index, 100   | implemented with finite state machine, 328 (fig.)                    |
| instruction address, 119   | register operands, 278   |
| MIPS, 97, 102  | second step of, 298 (fig.)   |
| numbers, passing, 377  | third step of, 299 (fig.)  |
| parameter, 121   | Russell, Bertrand, 244   |
| special-purpose, 151   | ,  |
| spilling, 102  |  |
| Target, 318  | S  |
| register-use conventions. (see procedure calls, conventions)                 |  |
| RegWrite signal, 320, 401, C-22  | sb instruction, A-63   |
| relative speedup, 638  | sbn instruction, 163   |
| relocation, 483  | scaled addressing, E-6   |
| remainder, 213   | Scarrott, 525  |
| setting sign of, 222   | scientific notation, 225   |
| shifting, to left, 216   | normalized, 231  |
| Remainder register, 217  | for reals, 226   |
| rem instruction, A-54  | SCSI bus, 564  |
| remu instruction, A-54   | sct.w.d instruction, A-67  |
| reproducibility, 68  | sd instruction, A-63   |
| requested word first, 473  | s.d instruction, A-69  |
| response time, <b>50</b> , 52, (see also execution time)                     | secondary memory, 18, (see also memory)                              |
| minimizing, 50–51  | sectors, 542   |
| return address, 119  | seek operation, 542  |
| rfe instruction, A-69  | seek time. 543   |
|  | seen time, sa  |

| segmentation, 484, 489                                   | virtues of, 597  |
|--|--|
| segment number, 484                                      | SIMMs (Single In-line Memory Modules), 17  |
| segment offset, 484                                      | modern 1MB, 524 (fig.)   |
| semiconductor, 21  | single-clock-cycle diagram, 378, 379   |
| separate compilation, A-17                               | for clock cycles 1 and 2, 383 (fig.)   |
| seq instruction, A-56                                    | for clock cycles 3 and 4, 384 (fig.)   |
| sequencer, 600–601                                       | for clock cycles, 5 and 6, 385 (fig.)  |
| next-state function implementation with, C-15–C-22       | converting to multi-clock-cycle diagram, 380   |
| Sequent, 602   | Single Instruction Computer (SIC), 163   |
| Sequent Symmetry multiprocessor, 610, 616–619            | single precision, 227  |
| microprocessors, 618 (fig.)                              | exponent bias, 229   |
| photo, 617 (fig.)  | IBM S/360 and, 251   |
| set associative block placement, <b>502</b> , 503 (fig.) | loading, numbers, 240  |
| uses, 510  | single program multiple data. (see SPMD)   |
| set associative cache, 502, (see also cache)             | SISD computer, 596   |
| blocks in, 510   | sle instruction, A-56  |
| costs of, 508, 510                                       | sleu instruction, A-56   |
|  | and the second s |
| eight-block, 504 (fig.)                                  | sll instruction, 181, A-54   |
| finding block in, 508                                    | slti instruction, 171, A-57  |
| four-way, 508  | slt instruction, 114, 115, 171, 270, 276, 283, A-17, A-56  |
| implementation, 509 (fig.)                               | sltiu instruction, 171, A-57   |
| three address portions for, 508                          | sltu instruction, 171, A-56  |
| set on less than. (see slt instruction)                  | small computer system interface (SCSI), 563, 582   |
| sge instruction, A-56                                    | snooping, 610  |
| sgeu instruction, A-56                                   | bus, 635   |
| sgt instruction, A-56                                    | caches, 635  |
| sgtu instruction, A-56                                   | protocol types, 611  |
| shamt field, 104, 181                                    | software, portable, 250–251  |
| Shannon, Claude, B-2                                     | sort procedure, 139  |
| SHARE, 251, 252  | C language, 139  |
| shift left logical. (see sll instruction)                | inner loop code, 140–141   |
| shift right logical. (see srl instruction)               | MIPS assembly version, 144   |
| shifts, 179  | outer loop code, 139–140   |
| arithmetic right, 209                                    | passing parameters, 141–142  |
| sh instruction, A-63                                     | performance comparison, 148  |
| Sieve of Erastosthenes, 79                               | preserving registers, 142  |
| signals, (see also specific signals)                     | procedure call, 141  |
| asserted, B-4  | prologue, 142  |
| complements, B-4   | register allocation, 139   |
| deasserted, B-4  | sort procedure, C programming  |
| sign and magnitude representation, 174, 226              | code for body of, E-16–E-18  |
| sign bit, 170  | complete, E-19   |
| sign extension, 173                                      | inner loop, E-17–E-18  |
| sign-extension unit, 280 (fig.)                          | MIPS vs. VAX for, E-20 (fig.)  |
| significand, 226, 227                                    | outer loop, E-16–E-17  |
| addition of, 231   | passing parameters, E-18   |
| multiplication of, 236                                   | preserving registers, E-18–E-19  |
| silicon, 21, 29  | procedure call, E-18   |
| Silicon Graphics   | register allocation for, E-15–E-16   |
| Crimson workstation, 520                                 | source file, A-4   |
| microprocessors, 551                                     | source language, <b>A-6</b>  |
| SIMD computer, 596–599                                   | spatial locality, 455, 480, (see also locality)  |
| characteristics, 599 (fig.)                              | enhancing, 521   |
| code for distributing partial sums, 598                  | SPEC, <b>79</b>  |
| code for network-connected MIMD, 621                     | for IBM Powerstation 550, 67   |
|  | SPEC89, 80   |
| instructions, 597  |  |
| for loops and, 597                                       | SPECER 80  |
| vector data operation, 597                               | SPECFP, 80   |

| SPECINT, 80   | state machine. (see finite state machine)                      |
|---|--|
| SPECMark, 80  | states, control, C-4   |
| speedup, 89   | control word and, C-17   |
| formula for, 89   | static data, <b>A-20</b>                                       |
| speedup. (see relative speedup; true speedup)                       | static random access memory. (see SRAM)                        |
| spice program, 124  | Status register, 345, 567, A-31 (fig.), A-34                   |
| SPIM simulator, A-3, A-30-A-34, A-36-A-46, (see also spim (plain    | fields, A-30   |
| version); xspim)  | Stewart, Robert G., 255  |
| byte orders, A-45   | Stone, Harold S., 255  |
| command-line options, A-41–A-42                                     | store buffer, 512  |
| computer vs., A-45  | store byte (sb) instruction, 161–162                           |
| getting started with, A-37–A-41                                     | stored-program concept, 108                                    |
| instruction format, A-50–A-70                                       | principles of, 149   |
| I/O simulation, A-34–A-36   | store instruction, 101, A-63–A-64, (see also load instruction) |
| MIPS assembler support, A-49  | base register for, 292   |
| name, A-36  | EX pipe stage for, 374–374, 376 (fig.)                         |
|   |  |
| speed, A-36   | ID pipe stage for, 374   |
| system call instruction, A-45–A-46                                  | IF pipe stage for, 374   |
| versions, A-37  | implementing, 280  |
| virtual machine and, A-37   | MEM pipe stage for, 375, 377 (fig.)                            |
| X-window interface. (see xspim)                                     | WB pipe stage for, 375, 378 (fig.)                             |
| spim (plain version), A-37, (see also SPIM simulator; xspim)        | store word instruction. (see sw instruction)                   |
| terminal interface commands, A-43–A-44                              | Strecker, William, E-2, E-3, E-22                              |
| spin waiting, 614   | Stretch computer, 442 (fig.)                                   |
| split transaction protocol, 558                                     | sub.d instruction, 238, A-69                                   |
| SPMD, <b>606</b> 607  | sub instruction, 178, 270, 276, 283, 365, A-55                 |
| sra instruction, A-54   | subroutine libraries, 8  |
| SRAM, 455, <b>B-27</b> –B-30, (see also memory; SRAM)               | input/output, 8  |
| 4x2 structure, B-30 (fig.)  | subroutines. (see procedures)                                  |
| 32Kx8, B-28 (fig.)  | sub.s instruction, 238, A-69                                   |
| access time, 455  | Subtract and Branch instruction. (see sbn instruction)         |
| chip configuration, B-27  | subtraction, 175, (see also addition; division; multiplication |
| height, <b>B-27</b>   | overflow in, 176–177   |
| price per bit, 455  | subu instruction, 178  |
| read access time, B-28  | Sum bit, 187   |
| width, <b>B-2</b> 7   | sum-of-products definition, B-10                               |
| writes, B-28  | Sun  |
| srav instruction, A-54  | 4/280,73   |
| srl instruction, 181, A-54  | 3, 255   |
| srlv instruction, A-55  | SPARCstation, 27, 518  |
| s.s instruction, A-69   | SuperSPARC, 444  |
| stack frames, A-24, A-29 (fig.), E-11, (see also stacks)            | "superclusters," 636   |
| layout, A-24 (fig.)   | supercomputers, 35   |
| set up, A-25  | super-linear performance, 647, (see also performance)          |
| stack model execution, 153, 159                                     | superpipelined machines, 440                                   |
| stack pointer, 124  | superpipelined pipeline, 440, (see also pipelines; pipelining) |
| stacks, 119, 120, (see also stack frames; stack pointer; stack seg- | superscalar pipeline vs, 441 (fig.)                            |
| ment)   | superscalar machines, 440                                      |
| placing data on, 120  | superscalar pipeline, 440                                      |
| saving/restoring on, 122  | superpipelined pipeline vs, 441 (fig.)                         |
| stack segment, A-20   | Sutherland, Ivan, 12   |
| stale data problem, 575   | swap procedure, 135, (see also procedures)                     |
| stalls, <b>465</b> , (see also pipeline stalls)                     | assembly code for, 138 (fig.)                                  |
| stalls <b>465</b> , execution time, 478                             | C language, 136  |
| state assignment, B-38, C-21  | code, 136–137  |
| state elements, 272–275, 274 (fig.), (see also states, control)     | code for, E-13   |
| function, 277 (fig.)  | complete, E-14–E-15  |
| inputs/outputs, 273   | MIPS vs. VAX code for, E-15 (fig.)                             |
| mpaid, surpaid, 270   | min o va. vrin code for, E-10 (fig.)                           |

| swap procedure (continued)                            | TLB, 15 (fig.), <b>491</b> , 497, 525     |
|---|---|
| performance comparison, 148                           | in DECStation 3100, 493                   |
| preserving registers, 137                             | entry, 491                                |
| procedure calls and, 137                              | exceptions, 500                           |
| register allocation, 136, E-11–E-12                   | misses, 491, 493                          |
| swcz instruction, A-63                                | handling, 497–501                         |
| sw instruction, 101, 270, 279, 283, 365, A-63         | processing speed up of, 500               |
| switch statement, 115                                 | page table and, 492 (fig.)                |
| example, 116  | typical values, 492                       |
| swl instruction, A-63                                 | virtual page number in, 491               |
| swr instruction, A-63                                 | Tomasulo's algorithm, 442                 |
| symbol table, A-12                                    | topology-specific algorithms, 633         |
| object file, A-13                                     | total network bandwidth, 623              |
| synchronization, 603, (see also cache-coherency)      | TPC-B, 538                                |
| barrier, 609  | TPS (transactions per second), 538-539    |
| lock and, 603, 614–615                                | tracks, <b>542</b> , 546                  |
| message sending and, 603                              | traffic light controller, B-38 (fig.)     |
| using coherency, 614-616                              | transaction processing (TP), 538          |
| synchronizers, 555, B-43                              | transfer time, 544                        |
| building, B-43  | transistors, 21                           |
| failure, <b>B-43</b>                                  | translation hierarchy, 109                |
| metastability and, B-44 (fig.)                        | translation-lookaside buffer. (see TLB)   |
| synchronous bus, 551–556, <b>553</b> , 556, 558       | transmitter, A-34                         |
| synchronous system, B-20                              | tri-state buffer, B-28                    |
| synthetic benchmarks, 73–74                           | true speedup, 638                         |
| drawbacks, 73–74                                      | truncation, 232                           |
| syscall instruction, A-45, A-46, A-70                 | truth table, 288, <b>B-4</b> -B-5         |
| system  | control function, 305 (fig.)              |
| CPU time, <b>52</b>                                   | for datapath-control outputs, C-12 (fig.) |
| performance, 53                                       | for datapath-control signals, C-6 (fig.)  |
| System Performance Evaluation Cooperative. (see SPEC) | full, 290                                 |
| systems software, 8                                   | for next-state output bits, C-11 (fig.)   |
| systems sortware, o                                   | for three ALU control bits, 288 (fig.)    |
|   | for three ALU control lines, 289 (fig.)   |
| Ţ   | without don't cares, B-16–B-17            |
| •   | Tucker, Stewart, 355                      |
| 460   | Twain, Mark, 5                            |
| tags, 460   | two-level representation, <b>B-10</b>     |
| field selection, 461                                  | two's compliment representation, 170      |
| target language, A-6                                  | name, 174                                 |
| Target register, 322, 326                             | shortcuts, 172–173                        |
| task identifier, 497                                  | two's compliment adder, 188               |
| Taylor, George S., 256                                | in words, 173                             |
| temporal locality, 454, (see also locality)           | ni words, 173                             |
| enhancing, 521  |   |
| principle of, 456                                     | U   |
| TeraFLOPS, 644  | •   |
| Thinking Machines, 626–630, 642                       |   |
| Thomas, Lewis, 30                                     | ulh instruction, A-62                     |
| Thornton, James, 381                                  | ulhu instruction, A-62                    |
| three-state buffer, B-28, B-29 (fig.)                 | ulps (units in last place), 242           |
| throughput, 50  | ulw instruction, A-62                     |
| improving, 50   | unconditional jumps, 149, 150 (fig.)      |
| pipelining and, 364                                   | undefined instruction exception, 348      |
| ticks, 53   | underflow, 227, (see also overflow)       |
| time, <b>52</b>                                       | gradual, 244                              |
| timing methodologies, B-39-B-44                       | uniform memory access, 618–619            |
| edge-triggered, B-39-B-41                             | UNIVAC I, 34, 35 (fig.), 40               |
| level-sensitive, B-41-B-42                            | Unix                                      |

| assemblers for, A-13 (fig.), A-17 tools on, A-17               | miss, 482, 484<br>protection implementation with, 496–497         |
|--|---|
| ush instruction, A-63  | summary, 501  |
| usw instruction, A-64  | virtual page, (see also pages)                                    |
| ,  | mapping, 485  |
|  | number, 483   |
| V  | in TLB, 491   |
|  | VLSI (very large scale integrated circuit), 21, 351               |
| W 111 H W WEAR   | VME bus, 562–564  |
| "variable allocation," E-11                                    | VMS, E-24   |
| VAX-11/780, 67–68, 78, E-23–E-24, (see also VAX)               |   |
| microcode, 350   | C compiler, E-19  |
| VAX-11 instruction set, E-3                                    | volatile memory, 18   |
| VAX, 153, 516, 518, A-7, E-3-E-24, (see also VAX-11/780; VAX   | von Neumann computer, 32  |
| 8700; VAX instructions)  | von Neumann, John, 32, 94, 111, 249, 251, 521                     |
| 8700, 437  | "von Neumann syndrome," 640                                       |
| addressing modes, E-5–E-6                                      | VUP, 78   |
| architecture, 152, E-4, E-22                                   |   |
| C compiler, E-14   | 34/   |
| disappearance of, 355–356                                      | W   |
| goals of, E-4  |   |
| Index instruction, 350   | wafers, 22, 23 (fig.)   |
| instruction set, 152, 334                                      | costs of, 24  |
| introduction of, E-23  | defects of, 22-23   |
| operands, E-4–E-7  | diced, 23   |
| operand specifiers, E-6 (fig.)                                 | dies per, 44  |
| operations, E-9  | wall-clock time, 52   |
| registers, E-4   | WB pipe stage, 367, 369   |
| units of performance (VUPS), 78                                | for load instruction, 373, 375 (fig.)                             |
| VAX 8700, E-21–E-22  | in pipelined control, 382   |
| VAX and MIPS goals, 4, 5                                       | stalling and, 402, 412  |
| VAX and VIII 5 goals, 4, 5<br>VAX instructions, (see also VAX) | for store instruction, 375, 378 (fig.)                            |
|  | weighted arithmetic mean, 70                                      |
| argument pointer, E-11<br>branch, E-10                         | Whetstone benchmark, 73–74, 78–79                                 |
|  |   |
| branch byte, E-10  | while loop, 128, (see also loops) Whirlwind project, 24, 522, 523 |
| branch word, E-10  | Whirlwind project, 34, 522–523                                    |
| call and return, E-11  | core memory plane, 523 (fig.)                                     |
| classes of, E-12 (fig.)  | Whitehead, Alfred North, 1  |
| compare, E-10  | Wilkes, Maurice, 32, 249, 353–354, 355, 452, 525                  |
| encoding, E-7–E-9, E-8 (fig.)                                  | word, 97, (see also halfwords)                                    |
| frame pointer, E-11  | accessing, in memory, 98  |
| move, E-9  | address, 130  |
| move address, E-9  | R-format instructions and, 278                                    |
| names of, E-9–E-10   | workload, 66, 76  |
| for preserving registers, E-14                                 | workstation, 10, 11 (fig.)  |
| push, E-10   | inside, 14 (fig.)   |
| stack pointer, E-11  | performance increase of, 27                                       |
| vectored interrupts, 345, (see also interrupts)                | processor board, 17 (fig.)  |
| very long instruction word (VLIW), 443                         | wormhole routing, 632   |
| virtual addresses, 482 (fig.), (see also addresses)            | Wozniak, Steve, 37  |
| virtually addressed cache, 493, 495                            | write back, <b>490</b> , 511, 512                                 |
| virtual machine, A-37  | advantages, 490, 511  |
| virtual memory, 481-501, (see also cache; memory; page faults; | write-invalidate protocol, 611                                    |
| pages)   | write-through, <b>467</b> , 511, 512                              |
| design, 483-484  | advantages, 511   |
| fully associative placement and, 510                           | write-update protocol, 611  |
| invention of, 481  | -   |

## X

xori instruction, A-55
xor instruction, 261, A-55
xspim, **A-37–A-38**, (see also SPIM simulator; spim (plain version))
commands, A-44
control buttons pane, A-38
data segments pane, A-38
loading and running program on, A-40
pop-up window, A-38, A-39 (fig.)
program debugging and, A-40–A-41
program terminal reads/writes and, A-40
register display pane, A-38
SPIM messages pane, A-38
starting, A-38
text segments pane, A-38



yield, 23

## Z

Zuse, Konrad, 33-34