
VE370 HW3 Bingcheng 516021910219 2.21.4: adjust la cation should be addi \$sp, \$sp, (8) #1276 and free the stack should be additing, its p, isp, isp, isp, it ive. 2.21.5: int fla, b, c) { So =az return g (a,b)+C VO= 50+ flaz)+ 2-2/6 500+ C = 500 + 1000 21500 2-31-1 text sin data size 0×140 0×40 0x300 0x50



2.3/.3:

If objects are linked too for aport,

It's impossible to use branch & jump, 'nstr.

Branch: 16 h:ts, |x| x 16

)ump. 26 b:ts.

7.

Module mux(A,B,sel,F); input [31:0] A;
Input [31:0] B;
input sel;
output [31:0] F; reg[31:0] F;
always @(sel or A or B) begin if (sel == 0) F = A;
else F = B; end endmodule

制数;如

举例如

:线网(

8. module register(rdreg1,rdreg2,wrreg,wrdata,write,rddata1,rddata2); input [4:0]rdreg1; input [4:0]rdreg2; input [4:0]wrreg; input [31:0]wrdata; input write; output[31:0]rddata1; output[31:0]rddata2; reg [31:0]data[0:31]; reg [31:0]rddata1; reg [31:0]rddata2; always @(posedge write) begin data[wrreg]=wrdata; end always @(rdreg1) begin assign rddata1=data[rdreg1]; end always @(rdreg2) begin assign rddata2=data[rdreg2]; end endmodule