



JOINT INSTITUTE 交大窓面根学院

Name: 古月炳 城

Student ID: 5/602/9/02/9

Course Code: V £370

Date:

Homework \$

4-16-1. (a) lw \$1, 40 (\$6)

IF/ID: O PC+4

(2) fetched Ins from Ins memory.

ID/FX: O WB, MEM, EX (Reg Bt, ALVOP, ALUSTS), Branch, Mem Wite/Reg Wite, Mends)

(2) PC+4

3 7d \$rs, \$rt

@ Singer Signed Inscission

15 rs, rt, rd

EX/MEN: OWB, MEM

DPC+4+ Signed extention (Now PC)

(3) ze no

(ALU Dut

(5) Pata to Write to Dillem.] 疑问:这是是 Pead Rig 2 2看野星

BRt or Rd (According to Reg Pst). (Peseination)

NEW WB (D WB

2) Pata read from Domen (or Random of no mem read)

(3) ALV out

4 Rt or Rd (Pastination to write on Reg).

need to be read Actually read EX UELL \$6 \$6,\$1 40+\$6 load from mem

\$5, twice \$5+\$5

XX 4.18,3

PCSrc =0 (only Stype, beg making 1)

In Ex: faster to determin what what whether heg is real. Such that can save one clock sycle for faulte. Not In Exa May increase clock syde time.

4.20.

a. 21: lw \$1 740(\$ 2) froward; Iz: adol \$2 \\$3 \\$3

4-20.3, 9 RX/Rt Bd Rd IF I D 9 EX PHELL PWB 27 LD EX MILMS WB

Refer W Wofler R Wofler W \$1 (23, 24) \$2 (2,2,) \$1(1, 23) \$2(13,12) \$1 (73, 74) \$2(12, 14)


with forwarding. (\$1) l1 tol3

4.20.5. \$0 20 \$ 1=32 \$321000

Lw 4.20.6 add norp add nop nop SW ,

```
a. Loop
(2. add $5, $5, $8
                 WB
                 Alem
                     MB
                     Mem WR ,
                 TeX
                        EX MW WB
                        ID EX ME
                        IF ID EX
                           IF ZD
                              IF
 权add, addi, ew 有WB, 即 Reg Write置1
 仮SW有MemWrite,即MEM编制
  反 lw 有 Mem Read & Mem to Reg 这两年至一宫相同、也有Mem.
  至于beq: Branch & Zero > PCSrc在比较
14-16.5
  如 dodc sydes
4.16-6
   PC+4,
   165 word for previous hea.
  use data Mem: lw, sw, 7要到 Rg可知1: 定主, Lw)
417.3
 4.18-1
        MEM1: { Branch = 0
Mem Read = 0
Mem Write = 0
        WB = { Reg Write = 1
```

4.16.4



4.8.1

(a)]-mem, out, hit 7. [rs rt] address So we can test stuck at 0 by make address to be all o except bit 7:

addi \$ to, \$ to, 128 (128 is (2000) Then we check to to see wether hit I is zero.

(b) Control unit, Mem to Reg. (c) memtoreg.

Only when "lw" men to key =1.

lu \$ to frew, if \$to \$0, stuck at zero.

47.2

(a): \$ to origin at 12R, then addit \$ to, \$200

(b) No. not relide. If stuck at 1, then random write, Many be the same as the value in register.

Because a signal can not be both od1. We can 4.

4:11-2

 (ω) 50 D=25+2'+2°= 32+2+1=35 = lw fanc look ny table func 10000 nS = 000 , nS = 00000

(b) $\frac{600}{100} = 2^2 = 4 = 60$ So ALV op = 01, 145 = 07/100 **XX** 4.18,3

PCSrc =0 (only Stype, beg making 1)

In Ex: faster to determin what what whether heg is real. Such that can save one clock sycle for faulte. Not In Exa May increase clock syde time.

4.20.

a. 21: lw \$1 740(\$ 2) froward; Iz: adol \$2 \\$3 \\$3

4-20.3, 9 RX/Rt Bd Rd IF I D 9 EX PHELL PWB 27 LD EX MILMS WB

Refer W Wofler R Wofler W \$1 (23, 24) \$2 (2,2,) \$1(1, 23) \$2(13,12) \$1 (73, 74) \$2(12, 14)

with forwarding. (\$1) l1 tol3

4.20.5. \$0 20 \$ 1=32 \$321000

Lw 4.20.6 add norp add nop nop SW ,