

BING-YUE WU

bingyuewu@asu.edu | linkedin.com/in/bingyuewu

EDUCATION

Arizona State University <i>Ph.D. in Electrical Engineering</i> <ul style="list-style-type: none">Advisor: Dr. Vidya A. Chhabria	2023 - Present Tempe, Arizona
National Taiwan University of Science and Technology (Taiwan Tech) <i>M.S. in Electrical Engineering</i> <ul style="list-style-type: none">Advisor: Dr. Shao-Yun Fang	2021 – 2023 Taipei, Taiwan
National Taiwan University of Science and Technology (Taiwan Tech) <i>B.S. with major in Electrical Engineering and minor in Computer Science and Information Engineering</i>	2016 – 2020 Taipei, Taiwan

PROFESSIONAL EXPERIENCE

Topic chair of Problem C at 2024 ICCAD CAD Contest <i>IEEE CEDA</i>	Oct. 2024 Newark, New Jersey
2024 ASP-DAC Tutorial Talk <i>ACM SIGDA</i>	Jan. 2024 Incheon, South Korea

PUBLICATIONS

- V. A. Chhabria, V. Gopalakrishnan, A. B. Kahng, S. Kundu, Z. Wang, **B.-Y. Wu**, and D. Yoon, “**IEEE CEDA DATC: Strengthening the Foundations of IC Physical Design and ML EDA Research**“, *Proc. ICCAD*, 2024.
- V. A. Chhabria, **B.-Y. Wu**, U. Sharma, K. Kunal, A. Rovinski, and S. S. Sapatnekar, “**Generative Methods in EDA: Innovations in Dataset Generation and EDA Tool Assistants**“, *Proc. ICCAD*, 2024.
- B.-Y. Wu**, R. Liang, G. Pradipta, A. Agnesina, H. Ren, and V. A. Chhabria, “**2024 ICCAD CAD Contest Problem C: Scalable Logic Gate Sizing Using ML Techniques and GPU Acceleration**“, *Proc. ICCAD*, 2024.
- U. Sharma*, **B.-Y. Wu***, S. R. D. Kankipati, V. A. Chhabria, and A. Rovinski, “**OpenROAD-Assistant: An Open-Source Large Language Model for Physical Design Tasks**“, *Proc. MLCAD*, 2024.
- V. Gopalakrishnan, **B.-Y. Wu**, and V. A. Chhabria, “**ML-INSIGHT: Machine Learning for Inrush Current Prediction and Power Switch Network Improvement**“, *Proc. ISLPED*, 2024.
- B.-Y. Wu**, U. Sharma, S. R. D. Kankipati, A. Yadav, B. K. George, S. R. Guntupalli, A. Rovinski, and V. A. Chhabria, “**EDA Corpus: A Large Language Model Dataset for Enhanced Interaction with OpenROAD**“, *Proc. LAD*, 2024. (Best Paper Nominated)
- V. A. Chhabria, W. Jiang, A. B. Kahng, R. Liang, H. Ren, S. S. Sapatnekar, and **B.-Y. Wu***, “**OpenROAD and CircuitOps: Infrastructure for ML EDA Research and Education**“, *Proc. VTS*, 2024. (primary author)
- B.-Y. Wu**, S.-Y. Fang, H.-W. Chang, and P. Wei, “**SpeedER: A Supervised Encoder-Decoder Driven Engine for Effective Resistance Estimation of Power Delivery Networks**“, *Proc. MLCAD*, 2022. (Best Paper Award)

AWARDS

MLCAD Student Travel Grant	Sept. 2024
Ferdinand A. Stanchi Fellowship	Aug. 2024
DAC Young Fellow Travel Grant	Jun. 2024
MLCAD Student Travel Grant	Sept. 2023
Fulton Fellows Fellowship	Aug. 2023
Best Paper Award at MLCAD 2022	Sept. 2022

WORK EXPERIENCE

Arizona State University <i>Graduate Research Assistant</i> <ul style="list-style-type: none">Conduct research on open-source EDA tools and generative AI-based EDA algorithms.	Aug. 2023 – present Tempe, Arizona
Synopsys Inc. <i>Intern (Technical-Engineering)</i> <ul style="list-style-type: none">Researched a novel Machine Learning-based (ML) solution estimating the effective resistance of Power Delivery Networks in advanced VLSI designs to speed up the runtime and raise the accuracy of ML-driven IR analysis tools.Responsible for designing the data pipeline, the ML model architecture, and the entire effective resistance estimation workflow.	Oct. 2021 – June 2022 Taipei, Taiwan
Research Center for Information Technology Innovation (CITI), Academia Sinica <i>Full-time Research Assistant at Computational Finance and Data Analytics Lab</i> <i>Principal Investigator: Dr. Chuan-Ju Wang</i> <ul style="list-style-type: none">Researched a novel Transformer Encoder-based model to possess financial number category awareness.Created new pre-training and new fine-tuning tasks for the novel model.Developed an Online Loan Application Recommender System for E.SUN Commercial Bank, boosting performance by nearly 300% using advanced machine learning techniques.Designed workflow, built the model, and created Python APIs for industrial use.	Jul. 2020 – Nov. 2020 Taipei, Taiwan

PROJECT EXPERIENCE

ASU-VDA-Lab/2024_ICCAD_Contest_Gate_Sizing_Benchmark Verilog/Tcl/Python/C++ <ul style="list-style-type: none">Github link: ASU-VDA-Lab/2024_ICCAD_Contest_Gate_Sizing_BenchmarkUsed C++ and SWIG to create Python APIs in OpenROAD, enabling gate sizing operations using OpenROAD's Python APIs.Developed Python scripts for examples and evaluations for the contest.Used EDA tools to synthesize netlists with the ASAP7 library and perform placement and routing.	May. 2024 – Oct. 2024
OpenROAD-Assistant/OpenROAD-Assistant Python <ul style="list-style-type: none">Github link: OpenROAD-Assistant/OpenROAD-AssistantOpen-sourced the LLM for generating scripts for the physical design tools and answering questions related to the physical design tools.	Mar. 2023 – Jun. 2024
OpenROAD-Assistant/EDA-Corpus Python <ul style="list-style-type: none">Github link: OpenROAD-Assistant/EDA-CorpusOpen-sourced the first dataset of physical design tool scripts for LLM-based physical design research.	Feb. 2024 – Mar. 2024
ASU-VDA-Lab/ASP-DAC24-Tutorial C++/Python <ul style="list-style-type: none">Github link: ASU-VDA-Lab/ASP-DAC24 TutorialDeveloped STA-related Python API for OpenROAD to provide flexibility in ML-EDA.Created demos on using the OpenROAD Python Interface and using Nvidia's CircuitOps to build data pipelines for ML-based EDA research.Presented at 2024 ASP-DAC as a tutorial. (conference link)	Oct. 2023 – Jan. 2024
NVLabs/CircuitOps Tcl/Python <ul style="list-style-type: none">Github link: NVlabs/CircuitOpsDeveloped an ML-friendly data infrastructure to generate datasets for ML-EDA applications.	Oct. 2023 – Jan. 2024

SKILLS

Programming Languages: C, C++, Python3, Tcl
EDA Tools: OpenROAD, OpenSTA, Innovus, Genus, ICC2, Design Compiler, HSpice, Virtuoso, Calibre
Language Ability: Mandarin (Native), English (Fluent)