

File Edit Flow Tools Reports Window Layout View Run Help Quick Access

Ready

Default Layout

Flow Navigator

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design

PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager

Scopes

Design U...	Block Type
traf...	traffic_lig...
traf...	traffic_lig...
glbl	glbl

Objects

Name	Value	Data
clk	0	Logic
res...	1	Logic
Sa	0	Logic
Sb	0	Logic
Ra	0	Logic
Ya	0	Logic
Ga	1	Logic
Rb	1	Logic
Yb	0	Logic
Gb	0	Logic
lig...	2	Array
lig...	0	Array
R[3...	0	Array
Y[3...	1	Array
G[3...	2	Array
T[3...	10	Array

traffic_light_controller.v

Name	Value
clk	0
reset_n	1
Sa	0
Sb	0
Ra	0
Ya	0
Ga	1
Rb	1
Yb	0
Gb	0
light_A[1:0]	2
light_B[1:0]	0
R[31:0]	00000000
Y[31:0]	00000000
G[31:0]	00000000
T[31:0]	00000000

traffic_light_controller_tb.v

802.000 ns

0 ns 200 ns 400 ns 600 ns

2 0 2 0 2 0 2

0 2 0 2 0 2 0

00000000 00000001 00000002 0000000a

Tcl Console

Messages Log

INFO: [USF-XSim-96] XSim completed. Design snapshot 'traffic_light_controller_tb_behav' loaded.

INFO: [USF-XSim-97] XSim simulation ran for 1000ns

Type a Tcl command here

File Edit Flow Tools Reports Window Layout View Help Quick Access

Ready

Default Layout

Flow Navigator

ELABORATED DESIGN - xc7vx690tffg1157-2 (active)

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design
 - Report Methodology
 - Report DRC
 - Report Noise
 - Schematic

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design

Sources

Netlist

- traffic_light_controller
 - Nets (35)
 - Leaf Cells (20)

Source File Properties

Select an object to see properties

Project Summary

Schematic

traffic_light_controller.v

traffic_light_controller_tb.v

18 Cells 10 I/O Ports 35 Nets

Tcl Console

Messages Log Reports Design Runs

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth design completed successfully

Type a Tcl command here

FileEditFlowToolsReportsWindowLayoutViewHelp

Quick Access

Synthesis Complete

Default Layout

Flow Navigator

Language Templates

IP Catalog

IP INTEGRATOR

Create Block Design

Open Block Design

Generate Block Design

SIMULATION

Run Simulation

RTL ANALYSIS

Open Elaborated Design

Report Methodology

Report DRC

Report Noise

Schematic

SYNTHESIS

Run Synthesis

Open Synthesized Design

Constraints Wizard

Edit Timing Constraints

Set Up Debug

Report Timing Summary

Report Clock Network

Report Clock Interference

SYNTHESIZED DESIGN - xc7vx690tffg1157-2 (active)

Sources

Netlist

traffic_light_controller

Nets (31)

Leaf Cells (27)

Properties

Select an object to see properties

Project Summary

Device

traffic_light_controller.v

traffic_light_controller_tb.v

XY9

XY8

XY7

XY6

XY5

XY4

XY3

XY2

XY1

XY0

X1Y9

X1Y8

X1Y7

X1Y6

X1Y5

X1Y4

X1Y3

X1Y2

X1Y1

X1Y0

Tcl Console

Messages

Log

Reports

Design Runs

INFO: [Project 1-479] Netlist was created with Vivado 2018.2

INFO: [Project 1-570] Preparing netlist for logic optimization

Type a Tcl command here