DIGITAL SYSTEM DESIGN USING VERILOG [SIMP] TIE ECE REVIEW TEAM Module - 01 of Express the pos equations in a maxterns list form: (i) T = f(a,b,c) = (a+b'+c)(a'+b'+c)(a+b'+c)(ii) J = f(a, b, c, d) = (a+b'+c+d)(a+b'+c+d')(a'+b+c+d)(a'+b'+c+d)(a'+b'+c+d) 02. Simplify the following expressions using K-map. Emplement the simplified expression using basic gates: (i)  $f(a,b,c,d) = \sum m(2,3,4,5,13,15) + d(8,9,10,11)$ (ii) f(a,b,c,d) = TM(2,3,4,5,6,7,10,11,12)03. Using am method and simplify the following function? (i) FI(a,b,c,d,e) = 2m (0,2,8,10,16,18,24,26) (ii) F2 (a, b, c, d) = \(\int m\) (0,1,2,3,6,7,8,9,14,15) (iii) f3(a,b,c,d) = Zim (2,3,4,5,6,7,10,11,12) (iv)  $f(a,b,c,d) = \Sigma(1,3,4,5,6,9,11,12,13,14)$ OH. While the MEVK-map for the following Boolean functions: (i) FI(A,B,C,D) = Zm (2,3,4,5,6,7,10,11,12) (11) F2 (A,B,C,D) = Sim(2,9,10,13,14,15) (iii) F3(A,B,C,D) = Im (0,1,2,3,6,7,8,9,14,15) (iv) Y= F(a,b,c,d,e) = \(\int\_{\text{m}}\)(1,3,4,6,9,11,14,17,19, 20,22,25,27,28,30)+ Id (8,10,24,28)

05. Define the following terms:

(i) Minterm (ii) Maxterm (iii) Combinational logic

(iv) Canonical sum & (v) Canonical product & sum & sum

product
06. Minimize the following multiple output functions using k-map:

(i)  $F1 = \sum_{i} m(0, 2, 6, 10, 11, 12, 13) + d(3, 4, 5, 14, 15)$ (ii)  $F2 = \sum_{i} m(1, 2, 6, 7, 8, 13, 14, 15) + d(3, 5, 12)$ 01. Show that  $y = f(A, B, C, D) = \sum_{i} m(0, 2, 5, 7, 8, 10, 13, 15)$  is the complement of  $y = f(A, B, C, D) = \prod_{i} (1, 3, 4, 6, 9, 11, 12, 14)$ . Plustiale your answer using k-map to show the complement nature of the equations.

## Module - 02

- 01. Implement full adder and full subtractor using decoder and wrête a truth table.
  02. Design a logic circuit using a 3 to 8
- logic decodes that has active low data inputs, an active high enable and active low data outputs . Use such a
- decodes to realize full adder circuit.

  03. Implement the following function

  vsing 8:1 MUX:
- FI(A,B,c) = A'BD' + ACD + B'CD + A'C'D

  OH. Design a combinational circuit to

  output the 2's complement of a 4 bit

  binary numbers: Constituct the truth

table, simplify each output function using K-map and draw the logic diagram. 05. Design 2 bit comparator using logic 08. Realize the following Boolean junction

f(a,b,c) = Im (0,1,3,5,7) using 8:1 and H:1 MUX.

07. Implement 16:1 Mux Osing 4:1 Mux.

Module - 03

OI Explain the operation of a simple BR Flipflop using NAND galts: 02. Explain how to use SR latch as a suitch debouncer. Draw the timing diagram to support your explanation.

03. Euplain the following: (13 Switch debouncing and its elimination.

(17) Race around problem and ets elinination à consult iona dest

Он. Design a block diagram of a mod 7 twisted ring counter and explain its operation.

05. Explain the following. (i) 4 bit asynchronous counter


(ii) Johnson Counter on hos prisons (iii) Synchronous and asynchronous circuits. (iv) Combinational and sequential circuits.

06. Compare between moore and Mealy model with necessory block allagrams

07. A sequential circuit has one input.

and one output. The state oliagram
is as shown below. Design a sequential

circuit with 'T' flip flop.



Module - 04

- 01. What is Verilog? Differentiale between Verilog and VHDL.
  02. What are the main differences between:
  - (i) Task and Function in Verilog.
  - (ii) Wire and Reg.
- 03. What are HOL sinulators? Differentiality between blocking and non-blocking in Verilog.
- 04. What is the process to execute
- blocking and non-blocking ossignments?.

  05. What do you understand by virilege
  - full case statements and verilog parallel case statements?
- 06. What is sepeat loop in verilog?.
  07. Describe data flow description in detail with examples.

or sllustrate the structure of the HDL Benavioural description with necessary diagrams and program.

Module -05

02. Write the following:

(ii) if else statement syntax with expressions.

(ii) couse statement syntax with expressions.
(iv) loop statement syntax with expressions.

(v) Verilog Behavioral descriptions of MUX (2:1). (vi) Structural descriptions of sipple casey

03. What are sequential statements?

Write the VHDL variable assignment statement.

064. Write the flow diagram of organization of structural description.