

MAHALAXMI SHETtar

+91 70222 45887

✉ mahalaxmishettar@gmail.com

in <https://www.linkedin.com/in/mahalaxmi-s-25879716a>

Constant endeavor to develop and evolve something new out of my knowledge base, practice and logical approach. I could offer my full potential to the company and contribute meaningfully to the long term growth of the company.

EXPERIENCE

JULY 2022– PRESENT

VERIFICATION ENGINEER TRAINEE, VELODYNE LIDAR

- **PROJECT 1:** Performed debugging on the testbench for one of the project by analyzing the waveform. Also got a good basic knowledge on Makefile script.
- **PROJECT 2:** Worked on building the testcases for ASIC Wafer 2D project, and also understood on the RAL model and how to build the RAL environment and the adapter.
- **PROJECT 3:** Worked on one of the project by calling the MATLAB functions from the System Verilog's UVM testbench using DPI (Direct Programming Interface) which uses the DPI-C layer, and calls the function from C/C++ files using Octave library. Also, got an understanding and overview on how the UVM testbenches developed in real-time projects.
- Basic knowledge on protocols I2C, Ethernet RGMII, AXI.

FEB 2022– JULY 2022

ADVANCED RTL DESIGN AND VERIFICATION TRAINEE, MAVEN SILICON

A course focusing on Digital Electronics, Verilog, Linux, System Verilog, UVM and Perl Scripting.

EDUCATION

| Year | Degree | Institute | Marks |
|------|---|--|--------|
| 2019 | BE (Electrical & Electronics Engg) | KLE Technological University, Hubli | 8.98 |
| 2016 | DIPLOMA (Electrical & Electronics Engg) | Govt Polytechnic, Raichur | 90.81% |
| 2013 | SSLC (Class X) | ST. Ann's Convent High School, Bagalkot | 90.24% |

TECHNICAL SKILLS

- Hardware Descriptive Language: Verilog (RTL)
- Hardware Verification Language: System Verilog
- Verification Methodology: UVM
- Basic Knowledge on C++
- Known Task Management Tools: Bit bucket, Jira
- Linux
- EDA Tools: Quartus Prime, Model Sim, Vivado, Simvision
- Scripting Language: Perl (Basics)

ACHIEVEMENTS

- Obtained highest marks in Calculus and IT in 3rd semester of BE 2016.
- Felicitated by our collage for being topper for the year 2015-2016.
- Felicitated by the HKES SLN College of Engineering Raichur And Rotary Club Raichur, for having secured 1st position in the course Diploma E&E in Raichur Dist. For the year 2015–2016 (For being District Topper).
- Elected as a class representative (CR) for the academic's of Diploma 2nd year.
- In the interdepartmental sports meet secured 2nd place in the Chess competition during the year 2013-2014.

SOFT SKILLS

Highly motivated and eager to learn new things, Leadership, Energetic, Decision-making, Organizing and Planning.

INTERESTS

Classical Dance

Chess

Travelling

DECLARATION

I hereby declare that all the information provided by me in this application is factual and correct to the best of my knowledge and belief.

Place: Bengaluru

Mahalaxmi V S