

**Mr. Srinivas G N**

**Mobile: - 7483076593**

**Email id: - seenagn81@gmail.com**

**DOB: - 06/12/2000**

## **EDA Tool Experience**

- **Layout** : Cadence virtuoso – XL.
- **Verification** : DRC, LVS – PVS, Assura.
- **Schematic** : Virtuoso schematic editor
- **Languages** : C, Python, Skill Language.

## **Work Experience**

FrenusTech Pvt Ltd from August 2022-January 2023.

## **Professional Summary:**

- Experience in Standard cell layout and Scripting.
- Good knowledge of CMOS theory and CMOS Fabrication steps and FinFet Technology.
- Familiar with cadence tool.
- Sound knowledge in debugging of DRC, LVS.
- Basic knowledge on UNIX/LINUX Operating system.
- Basic knowledge on skill language, Verilog coding and knowledge on digital electronics.
- Ability to learn advanced EDA tools and techniques to implement the layout.

## **Tools & Skills:**

- **EDA tool:** Cadence Virtuoso (L and XL).
- **Verification:** DRC, LVS–Cadence-PVS.
- **Schematic:** Virtuoso schematic editor.
- **Technology Nodes:** 14nm,45nm.
- **Programming Languages:** Python, Cadence SKILL, Verilog Basics.

## **Projects:**

### **1) STANDARD CELL LIBRARY DEVELOPMENT**

**Technology** : 14nm FINFET

**Tools** : Virtuoso.

**Description** : Standard Cell Library Development (7 Track)

**Role:** Design Engineer

#### **Responsibilities:**

- Understanding FinFet Technology and double patterning.
- Understanding DRC rules.
- Layout design of combinational cells and Sequential cells like flops.
- Maintaining the half DRC.
- Best path estimation to reduce diffusion break and thus to reduce the area of the cell.
- Providing a minimum of 2 hit points for inputs.

**Challenges:** Area Optimization.

**Tools:** Virtuoso XL, Assura, PVS.

### **2) SCHEMATIC AND LAYOUT DESIGN**

**Technology** : 45nm MOSFET

**Tools** : Virtuoso.

**Description** : Basic gates Schematic and Layout Development.

**Role:** Design Engineer

#### **Responsibilities:**

- Understanding MosFet Technology.
- Understanding DRC and LVS rules.
- Layout design of combinational cells.
- Verifying DRC and LVS rules.

## **Education Summary**

AMC Engineering College

B. Tech in Electronics And Communication – 2022

8.26 (CGPA)

Royale Concorde PU College – 2018

74.5%

Oxford Public English High School – 2016

78.33%

## PERSONAL DETAILS

Name	Srinivas G N
Father Name	Nagaraja G E
Mother Name	Sudha A B
Permanent Address	Arekere, Bannerghatta Road, Bangalore, Karnataka
Language known	Kannada, English, Hindi and Telugu

**Date:** Jan 2023

**Yours Sincerely**

**Place:** Bangalore

Srinivas G N