Shiwani Hukare

EMAIL ID: hukaress21.extc@coep.ac.in   **PHONE: +91 9028832108**

SUMMARY

M. Tech'23||VLSI and Embedded System||College of Engineering Pune. I am passionate about VLSI and want to work in same domain.

EDUCATIONAL QUALIFICATIONS

YEAR	DEGREE	INSTITUTION	CGPA or %
2023	M.Tech, VLSI and Embedded Systems.	College of Engineering, Pune.	8.42/10.00
2018	B. E, Electronics and Telecommunication Engineering,	St. Vincent Pallotti College of Engineering and Technology, Nagpur.	8.7/10.00
2014	12th Standard, State Board	St. Paul Jr. College, Nagpur	71.69%
2012	10th Standard, State Board	Samarth Highschool Ramtek, Nagpur.	89.45%

GATE (2023)

- Gate Marks:36
- Gate Score: 426

INTERNSHIPS

Project Trainee, BARC (Bhabha Atomic Research Centre)   **May 2017 - Jun 2017**
During training period, I had work on -"Establishing Communication Interface between PC and Control Drivers of a surgical Robot Tool".

KEY PROJECTS

Design and Implementation of PCI Express On FPGA -VLSI (M.Tech)   **Nov 2022 – Present**
In this the physical layer of PCIE Express is design and verified on FPGA. Physical layer of PCI Express includes Scrambler/Descrambler, 8b10 encoder/decoder, parallel to serial and serial to parallel converter. The design is done in Verilog language on Quartus Software.

Automatic Cylinder Booking and Gas Leakage Detection - Embedded (B.E.)   **Jul 2017 - Apr 2018**
 The Project proposes a solution wherein the cylinder booking process is automated. This system constantly   monitors the cylinder weight and once a threshold value is reached, a SMS is sent to the supplier. Our system also detects gas leakage and alerts the user.

SUBJECTS

- RTL Design.
- Digital Electronics.
- Digital CMOS VLSI Design.
- Linux Embedded System.
- VLSI Design Verification and Testing.

TECHNICAL PROFICIENCY

- Cadence Virtuoso
- C Programming
- C++ Language,
- Verilog,
- System Verilog

Shiwani Hukare

EMAIL ID: hukaress21.extc@coep.ac.in   **PHONE:** +91 9028832108

CERTIFICATIONS

VSD-Physical Design Flow (Udemy):
This course is about design flow required for designing the chip from synthesized netlist and standard library to a layout as per design rules given by foundry.

EXTRA CURRICULAR ACTIVITIES

- Painting
- Dancing

LANGUAGES KNOWN

- Hindi,
- Marathi
- English