# Pooja P N

#### **Professional Goals**

To build a career in VLSI domain by working in an organization where my ability and skills will be utilized effectively for the betterment of myself and the Organization

Mobile: +91-6362298685

Email: poojapnammu@gmail.com

LinkedIn id:

linkedin.com/in/pooja-p-n-73536b25a

## **Core Competency**

- Trained in Sanity Check, Floorplan, Power plan, Placement, CTS, and Routing
- Good knowledge and understanding of STA concepts: Fixing setup and hold violations, understanding of timing reports, CRPR, effect of skew on timing, OCV, latch concepts
- Hands on experience on VLSI tools: ICC COMPILER
- Good Understanding of Digital Logic Design, CMOS fundamentals Good
- knowledge on Unix/Linux -TCLfundamentals/scripting basic experience
- Verilog programming and Test-bench based Verification Basic knowledge
- on IC fabrication process
- Understanding of complete ASIC design flow and Physical Design flow

## **Academic History**

Advanced Diploma in ASIC Design - Physical Design, Takshila Institute of VLSI Technologies, Bangalore (December 2022)

**Bachelor Degree in Electronics and Communication,** Government Engineering College K R Pete9Mandya), Visvesvaraya Technological University (2018 –2022) (8.45 CGPA)

Pre-University PCMB, Govt PU College Didaga,

Karnataka PU board (2016-2018) (79%)

Secondary School Leaving Certification (SSLC), Govt High School Didaga, KSEEB (2016) (84.32%)

## **Domain Specific Projects**

Takshila Institute of VLSI design, VLSI Design Centre, Bangalore.

**Physical Design Trainee** 

## 1) SOC Block level Implementation of ORCA\_TOP\_IO Project (28nm Technology node)

Tool: ICC2 compiler by Synopsys

Description:

Currently working on SOC Block level Physical design which involves implementation of

- · Sanity Check, Design setup, Floorplaning
- Power planning, Placement and clock tree synthesis
- Routing, Physical Verification DRC, LVS, and DFM checks
- Signal Integrity and Back Annotation
- · Sign-off checks and Tapeout

## 2) SOC Block level Implementation of ORCA\_TOP Project (32nm Technology node)

Tool: ICC2 compiler by Synopsys

Description:

Completed SOC Block level Physical design which involves implementation of

- · Sanity Check, Design setup, Iterative Floorplaning, Power planning, Place and CTS optimisation
- Routing, Physical Verification, DRC, LVS, and DFM
- checks Signal Integrity and Back Annotation
- · Timing Closure and ECO Sign-off checks and Tapeout,

#### **Static Time analysis**

Description:

Complete analysis of different types of timing paths by using slew and delay tables for single clock & Multicycle clock by considering constraints such as clock skew, uncertainty, input delay and output delay and derate factors. Challenges:

- · Computing setup slack and hold slack for different timing paths by using skew and delay tables finding worst slack and best slack for setup and hold
- Understanding the causes for setup violation and hold violation

· ·	and analyzing timing reports in PT shell for the given timing paths	
	ng of clock abnormalities and timing exceptions	
Understanding	ng of derate factors, PVT corners, Global variations, OCV and AOCV	
Academic Project  Title: Brain tumor separation from a brain tumor image using Python		
		☐ Tool: Anaco
Role: Team I	Lead – Responsible for simulation part.	
Skills		
Logic Design Ph	•	
_		
☐ Floorplan	& Power plan	
□ DRC		
Static Timing	T Analysis	
Č	cripting Fundamentals	
_	Compiler (ICC)	
2 Synopsys IC	compiler (rec)	
Personal Deta	iils	
Date of Birth	: 22/11/2000	
Address	: PoojaP N d/o Nataraju P R , Village: Pura Tq: C R Pattana Dist: Hassan Karnatak 573141.	
Languages Knov	vn : English, Kannada.	
Declaration: I hereby declare devoted service.	e that I would be glad to come for interview at any time that is convenient to you and assure you of my	
Date: Place:	Pooja P N	