

**Jagadish**

**Email: jagadishkulal999@gmail.com**

**Contact No: +91-9731443756**

### **Career Objective:**

To be a part of organization that gives a scope to enhance my knowledge and utilizing my skills towards the growth of organization.

### **Professional Experience:**

- Completed Physical Design Course from Takshila Institute of VLSI technologies in 6 months.
- Good Understanding of block level Physical design and verification concepts like **Floor planning, CTS, STA, DRC/LVS, DFM etc.**
- Practical exposure to Physical Design tools from **IC Compiler** tools.

### **Technical Skills:**

- Strong understanding in the RTL to GDSII flow or design implementation.
- Good in concepts related to synthesis, place and route, CTS .
- Good knowledge and experience in Block-level Floor-planning and Physical verification.
- Working experience with tools like ICC.
- Strong knowledge in standard place and route flows ICC/Synopsys flows preferred.
- Well versed with timing constraints and STA.
- Good knowledge of Windows 7, 8 and Linux.

### **Academic Qualification:**

<b>Qualification</b>	<b>Name of Institution</b>	<b>Year of Passing</b>	<b>Percentage/ CGPA</b>
B.Tech (ECE)	Shree Devi Institute of Technology, Mangalore Karnataka.	2022	<b>7.05 cgpa</b>
XII	Government PU College, Karkala Karnataka.	2018	<b>56%</b>
X	Jyothi High School Ajekar, Karkala	2016	<b>68 %</b>

## Certifications:

- **Takshila Institute of VLSI Technologies Title:** Professional Training on Physical Design.

## Project Worked On:

Title	<b>ORCA_TOP</b>
Tool used	IC Compiler
Description	<ul style="list-style-type: none"><li>• Technology: 32nm</li><li>• No. of macros: 40</li><li>• Layer: 9</li><li>• Std. cell count: 56013</li><li>• No. of Clocks: 7</li><li>• Frequency: 416MHz</li></ul>
Responsibilities	Iterative Floorplan, IO ports placement, Power planning, Placement and CTS reviews, Routing and DRC checks.

Title	<b>ORCA_TOP_IO</b>
Tool used	IC Compiler
Description	<ul style="list-style-type: none"><li>❑ Technology: 28nm</li><li>❑ No. of macros: 30</li><li>❑ Layer: 9</li><li>❑ Std. cell count: 50000</li><li>❑ No. of Clocks: 7</li><li>❑ Frequency: 400MHz</li></ul>
Responsibilities	Iterative Floor planning and Power-planning Placement and CTS optimization Physical Verification and manual optimization Timing Closure and ECO

**Academic Project:****UVM Based Verification of CAN Protocol Controller Using System Verilog.**

- CAN protocol is extensively used in Automotive Industry
- Helps in communicating between various ECU's Using Differential bus
- CAN is message based protocol.
- CAN bus is of Broadcast type.
- Message prioritization feature through identifier selection.

**Personal Profile:**

Date of Birth : 20<sup>th</sup> June 2000  
Languages Known : Kannada, English, and Hindi  
Permanent Address : 1-127 Neerkhana House Vagga,  
Kadabettu Post, Bantwal TQ  
Dakshina Kannada

**Declaration:**

I hereby declare that I would be glad to come for interview at any time that is convenient to you and assure you of my devoted service.

**Date:****Jagadish****Place:**