

# NEHA CA

+91 9567366541 [nehaca35@gmail.com](mailto:nehaca35@gmail.com) [linkedin.com/in/neha-ca-2933021b5](https://www.linkedin.com/in/neha-ca-2933021b5) kerala, India

---

## **CAREER OBJECTIVE**

To obtain a position as a VLSI Physical Design Engineer in a fast-paced and challenging environment where I can leverage my expertise in designing complex chip layouts while contributing to the success of the organization.

---

## **EXPERIENCE**

### **VLSI Physical Design Engineer - TechMahindra Cerium** *[Aug2022-March2023]*

- Completed training in core VLSI skills such as Digital System Design, Verilog, Unix, Vim/Gvim, Tcl Scripting, Physical Design flow, and Sign-off checks.
  - Familiar with Netlist to GDSII of Integrated circuit design flow [Synthesis, Floorplan, Powerplan, placement, CTS, Routing, STA]
  - Worked on sample project DTMF ,28nm ,1 GHz
- 

## **EDUCATION**

### **Bachelor of Technology in Electronics and Communication** *[Aug2018 - May2022]*

Govt Rajiv Gandhi Institute of Technology, kottayam

*CGPA -7.51*

---

### **Higher Secondary Education**

HHSIBS HSS Edneer

*[Jun2017-March2018]*

*Percentage -96%*

---

## **AREAS OF EXPERTISE**

- **Exposure-** UNIX ,Vim, VLSI Physical Design
  - **Languages** -Verilog, Tcl, Python
  - **Tools**-Synopsys Design Compiler, Synopsys IC compiler (ICCI), Synopsys StarRC, Primitime
  - **Soft Skills** - Problem solving, Communication, Management
- 

## **PROJECTS**

### **DTMF -Dual tone multi frequency -Physical design trainee project** *[Jan2023-feb2023]*

- Technology -28nm ,1GHz
- 9 Metal layers
- Carried out logical and physical aware synthesis for the both DFT inserted and non-DFT inserted RTL .
- Created a NDM database for multiple scenarios and performed cross corner analysis.
- Multiple floorplan , placement iterations were done to converge the timing.
- Performed power planning including the power ring for PLL macro and fixed the DRC violations.
- Non - Default clock routing was performed to reduce CrossTalk effects on clock nets.
- On analysing congestion maps several routing blockages were implemented.
- Timing closure done for 2 RC corners including the design rule violations

**AGRI ROBOT -BTECH Academic project***[Sep 2021-Jun2022]*

- Developed an Agri-robot system to monitor crops and for identifications and monitoring of diseases & pesticides.
- The robot helps the farmer to make informed decisions locally or allows connecting with other existing services. This agri-robot finds diseases on various infected leaves.
- This system results in detection of diseases in tomato plants and communicates with farmers through a web app.

**YOLO HELMET DETECTION -BTECH Design Project***[Dec2020 -Jan2021]*

- Designed and developed a helmet detection model using yolo v3 and nodeMCU
  - Yolo is a real time object detection system
- 

**INTERNSHIPS****PACELAB***[June 2019]*

- Learned about controlling a physical device using Internet of Things

**TRIAC***[Oct 2019]*

- Participated in Yantra -Yantra a robotics based Workshop cum hackathon conducted by IEEE
- 

**LANGUAGES**

- English
- Hindi
- Malayalam