Ega Pavan

pavancherry2020@gmail.com, 9154470035 Naidupeta-524126, Andra Pradesh

Career Objective

To obtain a challenging and responsible position as a Physical Design Engineer enabling me to utilize my Technical skills that offers growth and advancement opportunities.

Core Competancy

- Acquired in-depth knowledge and proficient in ASIC PD Flow involving Floor planning, Power planning, IR Drop Analysis, Automatic P&R, Clock Tree Synthesis & Routing.
- Comprehensive Knowledge and hands on experience in STA, CRPR, Interpreting timing reports, fixing hold and setup violations.
- Generated and analyzed timing reports of Pre-Layout and Post-Layout STA on Primetime and IC Compiler II and resolving timing violations.
- Worked on Floor plans for high utilization ratio and good contiguous core area, designed good power mesh to connect all macros and std-cells without any floating pins.
- Worked on placement plan with power aware and acceptable congestion ensuring good routability.
- Understood and modified Tcl script and have written Tcl scripts to extract information from timing paths, finding WNS and TNS.
- Analyzed and understood Design Constraint to specify PVT Corners, False paths, Half Cycle, Multi Cycle paths, Asynchronous Clocks, CRPR.
- Hands on Experience in APR Tools synopsis ICC2 and STA Tools Prime time.
- Good Knowledge in Logic Design Concepts, CMOS, Semiconductor Theory and Basic Electronic Devices.
- Understood the Routing Flow and Fixed the DRC and LVS and Antenna Violations.

Education Details

Navodaya High School, with 87.4 %

2022
2021
2017
2015

Domain Specific Project

RV_VLSI and Embedded systems design center

Graduate Trainee Engineer

Mar-2022 to Oct-2022

Design of a SOC physical design block on 40nm tech Description

Design of a SOC physical design block ready to be integrated into a full chip. Overview: 40nm design, Clock Frequency-1 GHz, Shape-L-shaped, Macros-34, Standard Cells-41k, Area-4.2 sq.mm, Supply-1.1v, Power Budget-600W, IR-Drop-55mv, Metal layers-7.

Tools

Synopsys IC Compiler II

Challenges

- Understanding the design constraints and designing Floorplan as per Data Flow diagram and using Flylines to have contiguous Core area for std-cells.
- Building a good power plan to meet the IR drop specified and ensuring that no floating pins, missing vias in the design and no PG DRC errors after building the power Network.
- To control congestion and DFT aware placement, tried different floorplan experiments and implemented different strategies.
- Understanding tool's behavior while clock tree synthesis to meet target skew, Min/ Max latencies, fixing timing violations and understanding DRC and LVS errors.

RV_VLSI and Embedded systems design center

Graduate Trainee Engineer

Mar-2022 to Oct-2022

Analysis of Timing Reports (STA)

Description

For Flip flops and latch based timing paths working at different operating conditions for different path types, Timing reports are analyzed considering OCV, AOCV, Uncertainty, CRPR, Clock Skews while honoring the constraints file.

Tools

Synopsys PrimeTime, Synopsys IC compiler II

Challenges

- Analyzed all the timing paths in different path groups and how some violations are reduced in the later stages.
- Differentiating some violations which are based on timing exceptions such as false paths, multi-cycle paths and reporting about the same to change in the constraint file.
- Understood the effects of CRPR, OCV, AOCV, and skew factors in timing analysis.

B.E / B.Tech Academic Project

SREE VIDYANIKETHAN ENGINEERING COLLEGE

Environment and Earthlings Hazard Free Wild Animal Repellent Description

Infrasonic Repellent

Tools

24-0-24 Step-down transformer, 12-0-12 Step-down transformer, IC555 Timer, Base control unit, Amplifier module, Subwoofer.

Challenges

• The coverage area depends on the manmade structures around the device, the device is placed in our college where there are many buildings. So, the coverage of the device decreases with the increase of the manmade structures.