

# Resume

**Name** : Yenaganti vinay  
**Gmail** : vinayreddy5924@gmail.com  
**Mobile no** : 9902544959

## Career objective

---

A dynamic, focused and dedicated student studied in **Electronics and Communications Engineering** at Gitam School of technology, who is constantly eager to refresh and enhance new technical skills in order to provide improved service as well as develop an inclusive mindset and thrive in this constantly evolving global market.

## Education qualifications

---

- Bachelors in **Electronic and Communication Engineering** from gitam school of technology with cgpa 6.87
- Pre-university course in **PCMB** from st.joseph Indian composite pre-university in 2017
- SSLC from Vikasa high school with percentage 74.14

## PROFESSIONAL TRAINING

---

**Advanced VLSI Design and Verification**  
Futurewiz VLSI Training Institute  
Bangaluru

## Technical skills

---

- **HDL :- Verilog , Advanced Verilog**
- **HVL :- System Verilog**
- **TB Methodology :- UVM**
- **Programming :- C**
- **Domain:- FPGA** front-end Design and Verification

## EDA TOOLS

---

- Quartus Prime
- Modelsim
- Questasim

## DESIGN SKILLS

---

- Digital Electronics
- STA
- Verilog programming
- Advance Verilog & Code Coverage

## VERIFICATION SKILLS

---

- System Verilog HVL
- System Verilog Assertions
- UVM

## DECLARATION

---

I hereby declare that all the above information is true to the best of my knowledge  
And I bear the responsibility for the correctness of the mentioned particulars

