Name : Jagan Siddineni

Email Id: jagansiddineni513@gmail.com

Phone no: +91 9490671578

Www.se-minds.com

OBJECTIVE

Seeking a responsible position as an entry level Physical Design Engineer which enables to bring the best out of my knowledge and experience in achieving organizational goals and personal growth.

PROFESSIONAL TRAINING:

An Industry Oriented Trainee in VLSI ASIC PHYSICAL DESIGN from Se-minds Pvt. Ltd., Hyderabad from August 2022 to January 2023.

Course outline:

Basic Electronics, Digital fundamental concepts, MOSFET, CMOS design concepts, layout concepts, stick diagrams, fabrication, Basics of STA, Logic Synthesis fundamentals. Physical Design concepts: floor planning, PG planning, Low Power design techniques, CTS, Routing techniques, signal integrity. Advanced STA, vi editors, Basics of Unix.

Tools:

Experience in physical design of 90nm and 45nm technologies using Cadence tool

Cadence InnovusPlace &RouteCadence GenusLogic Synthesis

PROJECTS:

Project -1: Place and Route (Top level)

Design Name : asic_entity

Objective : Timing Driven layout.

Tools Used : Cadence Innovus Area : $31672192.5 \mu m^2$

Macros/Instance : 29/53789

No. of Clocks 08

Frequency : 125Mhz

Technology/Layers : 90nm/9 Metal Layers

Role: Performing Audit checks, Floor plan, Placement, Trail route, Timing Analysis, CTS, Detailed Routing, Post Route Optimization, Sign Off Checks, Achieved 0% Congestion at Trail Route Stage.

Project -2: Place and Route (Block level)

Design Name : eVITERBI_322

Objective : To Observe I/O Pins Place & Fixing DRV's & DRC's

Tools Used : Innovus

Area : $435.024 \, \mu m^2$

Macros/Instances : 0/113 No. of Clocks 01

Frequency : 250Mhz

Technology/Layers : 45nm/7 Metal Layers

Role: Performing Audit checks, performing normal PNR flow and done with foundation flow, Floor plan, Placement, Trail route, Timing Analysis, CTS, Detailed Routing, Post Route Optimization.

Name : Jagan Siddineni

Email Id: jagansiddineni513@gmail.com

Phone no : +91 9490671578

Project -3: Place and Route (Block level)

Design Name : usb_wrapper

Objective : To Meet Setup & Hold time, Fixing DRV's & DRC's

Tools Used : Innovus

Area : $1741021.4826 \mu m^2$

Macros/Instances : 12/28104

No. of Clocks 17

Frequency: 208Mhz

Technology/Layers : 90nm/5 Metal Layers

Role: Performing Audit checks, performing normal PNR flow and done with foundation flow, Design Import, Floor plan, Placement, Trail route, Congestion Analysis, Timing

Analysis, CTS, Detailed Routing, Post Route Optimization, Fixing Shorts & Opens.

Project -4: Logic Synthesis

Objective : Perform ZWLM Synthesis & Obtained optimized Gate Level Netlist.

Tools Used : Cadence Genus

Instances/Area : $4131/237011.129 \, \mu m^2$

No. of Clocks 07

Frequency: 500Mhz

Technology/Layers : 45nm/11 Metal Layers

Role: Writing SDC, TCL Scripts Extracting Timing, Area and Power

Optimized Net list.

ACADEMIC EDUCATION:

• 1. B.Tech in Electronics and Communication engineering from (2018-2022) in Amrita sai Institute of Science & Technology Autonomus with 6.4 CGPA.

- 2. Intermediate: Board of Intermediate Education from (2016-2018) in Bala Bhanu juniorcollege, Koduru with 67 % aggregate.
- 3. SSC from Board of Secondary Education in Ravi Teja Em High School (Koduru) with 68% aggregate.

PERSONAL STRENGTHS

- I can easily adopt to any technology.
- I have good logical knowledge towards problem solving.

Declaration:

I hereby declare that the above-mentioned information is correct to the best of my Knowledge.

(JAGAN SIDDINENI)

www.se-minds.com