

Name: SHAIK ARIF ALI

Email id: raeesshaikali@gmail.com

Contact No: 9448652608

CAREER OBJECTIVE:

To be a part of organization that gives a scope to enhance my knowledge and utilization my skills towards the growth of organization.

PROFESSIONAL EXPERIENCE:

- Completed Physical Design Course from Takshila Institute of VLSI technologies in 6 months.
- Good Understanding of block level Physical design and verification concepts like **Floor planning, Routing, CTS, STA, DRC/LVS, DFM** etc.
- Practical exposure to Physical Design tools from **IC Compiler** tools.

TECHNICAL SKILLS:

- Strong understanding in the RTL to GDSII flow or design implementation.
- Good in Concepts related to synthesis, place and route, CTS.
- Good knowledge and experience in Block-level Floor-planning and physical verification.
- Working experience with tools like ICC.
- Strong knowledge in standard place and route flows ICC/Synopsys flows preferred.
- Well versed with timing constraints and STA.
- Good knowledge of Windows 7, 8 and Linux.

ACADEMIC QUALIFICATION:

Qualification	Name of Institution	Year of passing	Percentage/CGPA
B.Tech (EEE)	PDIT Hospet, Karnataka	2021	7.12
Diploma (EEE)	T.M.A.E.S Polytechnic Hospet, Karnataka	2018	77.77%
X (SSLC)	VNC Koppal, Karnataka	2015	81.44%

CERTIFICATIONS:

- 20 Days Internship Training “TUNGABHADRA HYDROELECTRIC POWER HOSPET”(TBHES) HOSPET
- **Takshila Institute of VLSI Technologies**
Title: Professional Training on Physical Design.

PROJECT WORKED ON:

Title	ORCA_TOP
Tool used	IC Compiler
Description	<ul style="list-style-type: none">• Technology: 32nm• No. of macros: 40• Layer: 9• Std. cell count: 56013• No. of Clocks: 7• Frequency: 416MHz
Responsibilities	Iterative Floorplan, IO ports placement, Power planning, Placement and CTS reviews, Routing and DRC checks.

Title	ORCA_TOP_IO
Tool used	IC Compiler

Description	<ul style="list-style-type: none"> • Technology: 28nm • No. of macros: 30 • Layer: 9 • Std. cell count: 50000 • No. of Clocks: 7 • Frequency: 400MHz
Responsibilities	Iterative Floorplanning and Power-planning Placement and CTS optimization Physical Verification and manual optimization Timing Closure and ECO

ACADEMIC PROJECT:

- Title: Electrical Energy Audit System Of Boys Hostel & B.ED COLLEGE

PERSONAL PROFILE:

Date of Birth : 5th November 1998
 Languages Known : English, Hindi, kannada
 Permanent Address : Shaik Arif Ali
 S/O SHAFI S 868 Ward NO 01 Bazar Road Munirabad Dam
 TQ&DIST koppal Karnataka 583233

Date:

Shaik Arif Ali

Place: Munirabad