

VAIBHAV TIWARI

Kanpur (Uttar Pradesh)
Contact +91 8077025743
vaibhavtiwari20022002@gmail.com

EXPERIENCE

MAY 2022 – PRESENT

VLSI DESIGN VERIFICATION, VLSIGURU TRAINING INSTITUTE (BENGALURU)

- Currently doing a 6 months training in VLSI Design and Verification from VLSIGURU Training Institute. The training consists of 3 main topics namely Verilog, System Verilog and UVM, and some projects. Till now I have completed Verilog portion and working on projects like developing the Verilog code of Memory, FIFO, FSM (Pattern Detector) and many more.
- After completing these projects, System Verilog and UVM will also covered with projects.

JUNE 2021 – DECEMBER 2021

VLSI DESIGN VERIFICATION, MAVEN SILICON (BENGALURU)

- The verification can be made at the RTL blocks level. Thus test all the functionalities of an IP through simulations using System Verilog/ UVM.

APRIL 2021 – JUNE 2021

RTL DESIGN AND VERIFICATION, CROMA CAMPUS TRAINING & DEVELOPMENT (P) LTD (ONLINE)

- Completed 2 months online training in RTL Design and Verification and created some real life projects and write DUT and Testbench by using Hardware Description Languages like Verilog/VHDL and System Verilog.

JULY 2020 – AUG 2020

PROGRAMMING WITH PYTHON, INTERNSHALA

- The training consisted of Introduction to Python, Using Variables in Python, Basics of Programming in Python, Principles of Object-oriented Programming (OOP).

JUNE 2020 – JUNE 2021

VLSI DESIGN, MAVEN SILICON (BENGALURU)

- Completed 1year online training in VLSI Design Methodologies, and create some project using Quartus Prime II and Model sim by using Hardware Description Languages like Verilog/VHDL.

EDUCATION

2018 - 2022

BACHELOR OF TECHNOLOGY (B. TECH), ELECTRONICS AND COMMUNICATION ENGINEERING (ECE)

CHANDRA SEKHAR AZAD UNIVERSITY OF AGRICULTURE AND TECHNOLOGY,
KANPUR

CGPA – 7.90

2018

SENIOR SECONDARY(XII), GYAN STHALI ACADEMY

SCIENCE STREAM CBSE BOARD

PERCENTAGE – 79.00%

2016

SECONDARY(X), GYAN STHALI ACADEMY

CBSE BOARD

WITH CGPA – 8.60/10

SKILLS

- MS EXCEL
- PYTHON
- SYSTEM VERILOG
- UVM
- QUARTUS PRIME
- DIGITAL ELECTRONICS
- VERILOG
- MODELSIM
- C++
- QUESTASIM

ACTIVITIES

- Led a team of 7 volunteers to plan and conduct activities for an event in college fest.
- Enthusiast and can easily work under any leadership, perform any task within the given time period.