GURURAJ P BADIGER

Gmail Id: gururajbadiger652@gmail.com
LinkedIn: https://www.linkedin.com/in/gururaj-badiger
Contact No: +91 9148834865

OBJECTIVE:

To obtain a challenging and responsible position in reputed company in the area of VLSI field where my knowledge, ability and dedication will be utilized.

ACADEMIC QUALIFICATION:

- **Bachelor of engineering in Electrical and Electronics**
  Visvesvaraya Technological university Belagavi, Karnataka
  2016-2021 with 6.7 CGPA
- **2nd PUC from JSS SMPU College Dharwad, Karnataka**
  2014-2016 with 57%
- **SSLC from Pragati high school Harugeri, Karnataka**
  2013-2014 with 91%

PROFESSIONAL EXPERIENCE:

- Completed a course as Physical Design Engineer Trainee at VLSI GURU Institute from 04/01/2022 to 09/07/2022 (6 months).
- Good Understanding of block level Physical design and verification concepts like Floor planning, placement, CTS etc.

PROJECT WORKED ON:

Project 1: ORCA_TOP (Multi voltage) Block level Implementation

- Description: Physical Implementation of a block level design (Netlist to GDSII) at 28nm Technology, using 40 Macros and Standard cells 53k, clock frequency of 434 MHz with 8 clocks (3 Master, 3 Generated, 2 Virtual) and Supply voltage of 1.16V and 0.75V by using 9 metal Layers and Area of 66mm2.
- Performing multiple floorplan iterations based on data flow to resolve Congestion issues, DRV's under control and acceptable standard cell utilization.
- Analysing timing reports and identifying cause of timing violation and fixing timing paths violated in Primetime tool.
- Analysing of multiple TCL scripts to solve DRV's.
- Performed multiple floorplan iterations to clean DRCs of Power planning with min number of P/G straps.
- Reducing logical DRV's violations of Placement stage and improving TNS by Group Pathing.
- Generation and analysis of Timing reports under various PVT corners, OCV, MCMM and analysing paths with CRPR.

TECHNICAL SKILLS:

Basics of semiconductors, Digital Electronics, Cmos basics, Linux, Synopsys icc2, TCL scripting, shell scripting

ACADEMIC INERNSHIPS:

1. **PATCO Transformer Pvt Ltd, Nippani.**
   March 2021 – April 2021
   Understanding of unloading and loading, maintenance, repair and performing of tests on transformer. Calculation, insulation of paper and choosing of right conductors.
2. **PCB Design at TEVETRON Technologies Pvt Ltd.**
   July 2020 - August 2020
   Understand about the PCB Design, types, parameters, layouts, drilling and routing by the tool eagle etc.

ACADEMIC PROJECT:

- BRAIN TUMOR DETECTION USING ARTIFICIAL INTELLIGENCE
  TECHNOLOGY USED: MATLAB

SOFT SKILLS:

- Positive attitude.
- Punctual and disciplined.
- Active learner and go getter.
- Good at time management.
- Good leadership and team work.
- Interactive and cooperative in nature.

HOBBIES:

- Watching movies and Listening music.
- Playing chess and video games.
- Reading books and newspaper.

PERSONAL DETAILS:

- Date of birth: 01/06/1998
- Nationality: Indian
- Languages known: Kannada, English and Hindi
- Address: GOKAK Tal: Gokak, Dist.: Belgaum. Karnataka