Aerpolu Vamsi

vamshiyadav983@gmail.com, 8186040868

Hyderabad-500054, Telangana

Career Objective

Seeking a career as system on chip physical designer with an opportunity to work on various technology nodes.where i can enhance my skills and contribute to the organisation success and improve my technical ability while being innovative and flexible

Core Competancy

- Fundamentals of ASIC design flow (RTL to GDSII)
- Worked on physical design flow stages like floor planning,place and route,clock tree synthesis,IR drop,timing analysis and DRC/LVS
- Knowledge of static timing analysis -setup/Hold concepts
- Hands on experience on technology nodes like 40nm
- Hands on experience on synopsys tools like ICC2 and PT SHELL
- Manual placement of macros based on macro family,ports and data buses
- Analyzing routing congestion and fixing the floorplan
- Knowledge of linux commands and shell scripting.

Education Details

Advanced Diploma in ASIC Design - Physical Design **2023**

RV-VLSI Design Center

Bachelor Degree in **Electronics and Communication** **2022**

CMR Technical Campus, with 7.2 CGPA

2019

VNR Vignana Jyothi Institue Of Engineering and Technology, with 72.56 %

SSLC **2016**

Sat Gyan High School, with 92 %

Domain Specific Project

RV-VLSI and Embedded Systems Design Centre

Graduate Trainee Engineer Oct-2022 to Feb-2023

Block Level PnR Flow

Description

Technology :40nm Supply voltage :1.1V Hard macros :34 Gate count :38k Clocks :5 Clock frequency :833MHz Power consumption :600mW Max.IR drop (VDD+VSS) :5.00% Area (approximate) :4.2mmsq. Vt of transistors :svt,lvt,hvt

Tools

ICC2,Prime Time

Challenges

- As floorplan become a major thing in the design performed so many floorplan experiments to arrive at a better floorplan
- Creating a uniform core area so as to provide better accessibility to memories that are stacked away from the core
- Maintaining IR drop within the given specification all through out the flow and reducing the congestion overflows
- Meeting the timing goals within the given specification

B.E / B.Tech Academic Project

CMR Technical Campus

Wireless Electronic Notice Board

Description

This project architecture mainly consits of microcontroller,lcd and GSM modem.The GSM modem allows the user to display the message (text or image or video) from anywhere just by sending the text via SMS with an associated password.

Tools

GSM Technology

Challenges

- These project which work's on the different technologies like bluetooth,radio frequency and global system for mobile communication.finding the accurate technology which suits for our project is one of the main challenge .