CSED211: Microprocessor & Assembly Programming

Lecture 4: Machine-Level Basic

Jong Kim

Pohang Univ. of Sci. & Tech. Dept. of Comp. Sci. & Eng.

Quiz #2

• https://goo.gl/forms/w630GOTFKrHWnxc63

*Disclaimer:

Most slides are taken from author's lecture slides.

Today: Machine Programming I: Basics

- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move
- Arithmetic & Logical operations

Intel x86 Processors

- Dominate laptop/desktop/server market
- Evolutionary design
 - Backwards compatible up until 8086, introduced in 1978
 - Added more features as time goes on
- Complex instruction set computer (CISC)
 - Many different instructions with many different formats
 - But, only small subset encountered with Linux programs
 - Hard to match performance of Reduced Instruction Set Computers (RISC)
 - But, Intel has done just that!
 - In terms of speed. Less so for low power.


Intel x86 Evolution: Milestones

Name	Date	Transistors	MHz
• 8086	1978	29K	5-10
First 16-bit Int	el processor. Basis	for IBM PC & DOS	
– 1MB address s	space		
• 386	1985	275K	16-33
 First 32 bit Interest 	el processor, referre	ed to as IA32	
Added "flat ad	dressing", capable of	of running Unix	
 Pentium 4E 	2004	125M	2800-3800
First 64-bit Int	el x86 processor, ret	ferred to as x86-64	
• Core 2	2006	291M	1060-3500
First multi-cor	e Intel processor		
• Core i7	2008	731M	1700-3900
Four cores (our shark machines)			

Intel x86 Processors, cont.

Machine Evolution

- 386	1985	0.3M
- Pentium	1993	3.1M
- Pentium/MMX	1997	4.5M
PentiumPro	1995	6.5M
Pentium III	1999	8.2M
- Pentium 4	2001	42M
- Core 2 Duo	2006	291M
- Core i7	2008	731M
Core i7 Skylake	2015	1.9B




Added Features

- Instructions to support multimedia operations
- Instructions to enable more efficient conditional operations
- Transition from 32 bits to 64 bits
- More cores

Intel x86 Processors, cont.

 Past Generations 		Process techno	ology
 1st Pentium Pr 	o 1995	600 nm	
 1st Pentium III 	1999	250 nm	
- 1 st Pentium 4	2000	180 nm	
- 1st Core 2 Duc	2006	65 nm	Process technology dimension
• Recent & Upcom	ning Generat	ions	= width of narrowest wires (10 nm ≈ 100 atoms wide)
1. Nehalem	2008	45 nm	(10 IIIII ~ 100 atoms wide)
2. Sandy Bridg	e 2011	32 nm	
3. Ivy Bridge	2012	22 nm	
4. Haswell	2013	22 nm	
5. Broadwell	2014	14 nm	
6. Skylake	2015	14 nm	
7. Kaby Lake	2016	14 nm	
8. Coffee Lake	2017	14 nm	
Cannon Lake	2019?	10 nm	

2018 State of the Art: Coffee Lake



■ Mobile Model: Core i7

- 2.2-3.2 GHz
- **45 W**

Desktop Model: Core i7

- Integrated graphics
- **2.4-4.0 GHz**
- **35-95 W**

Server Model: Xeon E

- Integrated graphics
- Multi-socket enabled
- 3.3-3.8 GHz
- **80-95 W**

CSED211-2018 9

x86 Clones: Advanced Micro Devices (AMD)

Historically

- AMD has followed just behind Intel
- A little bit slower, a lot cheaper

• Then

- Recruited top circuit designers from Digital Equipment Corp. and other downward trending companies
- Built Opteron: tough competitor to Pentium 4
- Developed x86-64, their own extension to 64 bits

Recent Years

- Intel got its act together
 - Leads the world in semiconductor technology
- AMD has fallen behind
 - Relies on external semiconductor manufacturer

Intel's 64-Bit History

- 2001: Intel Attempts Radical Shift from IA32 to IA64
 - Totally different architecture (Itanium)
 - Executes IA32 code only as legacy
 - Performance disappointing
- 2003: AMD Steps in with Evolutionary Solution
 - x86-64 (now called "AMD64")
- Intel Felt Obligated to Focus on IA64
 - Hard to admit mistake or that AMD is better
- 2004: Intel Announces EM64T extension to IA32
 - Extended Memory 64-bit Technology
 - Almost identical to x86-64!
- All but low-end x86 processors support x86-64
 - But, lots of code still runs in 32-bit mode

Our Coverage

- IA32
 - The traditional x86
- x86-64
 - The standard
 - shark> gcc hello.c
 - shark> gcc -m64 hello.c
- Presentation
 - Book covers x86-64
 - Web aside on IA32
 - We will only cover x86-64

Today: Machine Programming I: Basics

- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move
- Arithmetic & Logical operations


Levels of Abstraction

C programmer

C code

Nice clean layers, but beware...

Assembly programmer





Computer Designer

Caches, clock freq, layout, ...


Of course, you know that: It's why you are taking this course.

CSED211-2018-1

Definitions

- Architecture: (also ISA: instruction set architecture) The parts of a processor design that one needs to understand for writing correct assembly/machine code.
 - Examples: instruction set specification, registers.
 - Machine Code: The byte-level programs that a processor executes
 - Assembly Code: A text representation of machine code
- Microarchitecture: Implementation of the architecture.
 - Examples: cache sizes and core frequency.
- Example ISAs:
 - Intel: x86, IA32, Itanium, x86-64
 - ARM: Used in almost all mobile phones
 - RISC V: New open-source ISA

Assembly Programmer's View




- Register file
 - Heavily used program data
- Condition codes
 - Store status information about most recent arithmetic operation
 - Used for conditional branching

-Memory

- Byte addressable array
- Code, user data, (some) OS data
- Includes stack used to support procedures

Turning C into Object Code

- Code in files p1.c p2.c
- Compile with command: gcc -O1 p1.c p2.c -o p
 - Use basic optimizations (-01)
 - Put resulting binary in file **p**



Compiling Into Assembly

C Code (sum.c)

Generated x86-64 Assembly

```
sumstore:
  pushq %rbx
  movq %rdx, %rbx
  call plus
  movq %rax, (%rbx)
  popq %rbx
  ret
```

Obtain (on Lab. machine) with command

Produces file sum.s

Warning: Will get very different results on different machines (Andrew Linux, Mac OS-X, ...) due to different versions of gcc and different compiler settings.

Assembly Characteristics: Data Types

- "Integer" data of 1, 2, 4, or 8 bytes
 - Data values
 - Addresses (untyped pointers)
- Floating point data of 4, 8, or 10 bytes
- Code: Byte sequences encoding series of instructions
- No aggregate types such as arrays or structures
 - Just contiguously allocated bytes in memory

Assembly Characteristics: Operations

- Perform arithmetic function on register or memory data
- Transfer data between memory and register
 - Load data from memory into register
 - Store register data into memory
- Transfer control
 - Unconditional jumps to/from procedures
 - Conditional branches

Object Code

Code for sumstore

```
0x0400595:
0x53
0x48
0x89
0xd3
0xe8
0xf2
0xff
0xff
```

 0×48

0x89

 0×03

0x5b

0xc3

- Total of 14 bytes
- Each instruction 1, 3, or 5 bytes
- Starts at address 0×0400595

Assembler

- Translates .s into .o
- Binary encoding of each instruction
- Nearly-complete image of executable code
- Missing linkages between code in different files

Linker

- Resolves references between files
- Combines with static run-time libraries
 - E.g., code for malloc, printf
- Some libraries are dynamically linked
 - Linking occurs when program begins execution

Machine Instruction Example

```
*dest = t;
```

```
movq %rax, (%rbx)
```

0x40059e: 48 89 03

- C Code
 - Store value t where designatedby dest
- Assembly
 - Move 8-byte value to memory
 - Quad words in x86-64 parlance
 - Operands:

t: Register %rax

dest: Register %rbx

*dest: Memory M[%rbx]

- Object Code
 - 3-byte instruction
 - Stored at address 0x40059e

Disassembling Object Code

Disassembled

Disassembler

objdump -d sum

- Useful tool for examining object code
- Analyzes bit pattern of series of instructions
- Produces approximate rendition of assembly code
- Can be run on either a . out (complete executable) or . o file

Alternate Disassembly

Object

0×0400595 : 0×53 0×48 0×89 0xd3 0xe8 0xf2Oxff 0xffOxff 0×48 0×89 0×03 $0 \times 5 b$ 0xc3

Disassembled

- Within gdb Debugger
 gdb sum
 disassemble sumstore
 - Disassemble procedure
 - x/14xb sumstore
 - Examine the 14 bytes starting at sumstore

What Can be Disassembled?

```
% objdump -d WINWORD.EXE
WINWORD.EXE: file format pei-i386
No symbols in "WINWORD.EXE".
Disassembly of section .text:
30001000 <.text>:
30001000:
30001001:
                    Reverse engineering forbidden by
30001003:
                 Microsoft End User License Agreement
30001005:
3000100a:
```

- Anything that can be interpreted as executable code
- Disassembler examines bytes and reconstructs assembly source

Today: Machine Programming I: Basics

- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move
- Arithmetic & Logical operations

x86-64 Integer Registers


%rax	%eax	%r8	%r8d
%rbx	%ebx	%r9	%r9d
%rcx	%ecx	%r10	%r10d
%rdx	%edx	%r11	%r11d
%rsi	%esi	%r12	%r12d
%rdi	%edi	%r13	%r13d
%rsp	%esp	%r14	%r14d
%rbp	%ebp	%r15	%r15d

Can reference low-order 4 bytes (also low-order 1 & 2 bytes)

Integer Registers (IA32)


Origin

CSED211-2018 28



(backwards compatibility)

High-level language, Assembler, ISA



High-level & Assembly Comparison

High-level language (C, C++, Java)	Assembly language
Assignment constructs arithmetic, logical operations, data movement, data conversion	Data handling constructs arithmetic, logical operations data movements data comparison
Control flow constructs if-then-else switch call, return exception handling	Control flow constructs branch (conditional & unconditional) call, return tabled jump (indirect branch) int
Repetition for, while, do-while	None have to implement using data and conditional branch

Moving Data

%rax

Moving Data movq Source, Dest: %rcx

O 1 TD

%rdx

Operand Types

%rsi

%rbx

- *Immediate*: Constant integer data

%rdi

• Example: \$0x400, \$-533

%rsp

• Like C constant, but prefixed with \\$'

%rbp


%rN

• Encoded with 1, 2, or 4 bytes

— Register: One of 16 integer registers

- Example: %rax, %r13
- But %rsp reserved for special use
- Others have special uses for particular instructions
- *Memory:* 8 consecutive bytes of memory at address given by register
 - Simplest example: (%rax)
 - Various other "address modes"

movq Operand Combinations



Cannot do memory-memory transfer with a single instruction

Simple Memory Addressing Modes

- Normal (R) Mem[Reg[R]]
 - Register R specifies memory address
 - Aha! Pointer dereferencing in C

```
movq (%rcx),%rax
```


- Displacement D(R) Mem[Reg[R]+D]
 - Register R specifies start of memory region
 - Constant displacement D specifies offset

```
movq 8(%rbp), %rdx
```

Example of Simple Addressing Modes

```
void swap
   (long *xp, long *yp)
{
   long t0 = *xp;
   long t1 = *yp;
   *xp = t1;
   *yp = t0;
}
```

Understanding Swap()



Register	Value	
%rdi	хp	
%rsi	ур	
%rax	t0	
%rdx	t1	


```
swap:
    movq          (%rdi), %rax # t0 = *xp
    movq          (%rsi), %rdx # t1 = *yp
    movq          %rdx, (%rdi) # *xp = t1
    movq          %rax, (%rsi) # *yp = t0
    ret
```

Understanding Swap()

Registers


%rdi	0x120
%rsi	0×100
%rax	
%rdx	

Memory




swap:


```
movq (%rdi), %rax # t0 = *xp
movq (%rsi), %rdx # t1 = *yp
movq %rdx, (%rdi) # *xp = t1
movq %rax, (%rsi) # *yp = t0
ret
```




```
swap:
    movq          (%rdi), %rax # t0 = *xp
    movq          (%rsi), %rdx # t1 = *yp
    movq          %rdx, (%rdi) # *xp = t1
    movq          %rax, (%rsi) # *yp = t0
    ret
```



```
swap:
  movq    (%rdi), %rax # t0 = *xp
  movq    (%rsi), %rdx # t1 = *yp
  movq    %rdx, (%rdi) # *xp = t1
  movq    %rax, (%rsi) # *yp = t0
  ret
```



```
swap:
  movq    (%rdi), %rax # t0 = *xp
  movq    (%rsi), %rdx # t1 = *yp
  movq    %rdx, (%rdi) # *xp = t1
  movq    %rax, (%rsi) # *yp = t0
  ret
```



Complete Memory Addressing Modes

Most General Form

```
D(Rb,Ri,S) Mem[Reg[Rb]+S*Reg[Ri]+D]
```

- D: Constant "displacement" 1, 2, or 4 bytes
- Rb: Base register: Any of 8 integer registers
- − Ri: Index register: Any, except for **%esp**
 - Unlikely you'd use **%ebp**, either
- S: Scale: 1, 2, 4, or 8 (why these numbers?)

Special Cases

```
(Rb,Ri) \qquad \qquad Mem[Reg[Rb]+Reg[Ri]] \\ D(Rb,Ri) \qquad \qquad Mem[Reg[Rb]+Reg[Ri]+D]
```

(Rb,Ri,S) Mem[Reg[Rb]+S*Reg[Ri]]

Address Computation Examples

%rdx	0xf000
%rcx	0x0100

Expression	Address Computation	Address	
0x8(%rdx)	0xf000 + 0x8	0xf008	
(%rdx,%rcx)	0xf000 + 0x100	0xf100	
(%rdx,%rcx,4)	0xf000 + 4*0x100	0xf400	
0x80(,%rdx,2)	2*0xf000 + 0x80	0x1e080	

Convert from Assembly to Machine lang.

- One assembly code to one machine code
- Consists of
 - Operation code
 - Source operand,
 - destination operand




Figure 2-1. IA-32 Instruction Format

Convert from Assembly to Machine lang.




Figure 2-5. Register-Register Addressing (No Memory Operand); REX.X Not Used

```
movq %rdx, %rbx

0x40059e: 48 89 d3
```

EAX	ECX	EDX	EBX	ESP 4	[*]	ESI	EDI 7
000	001	010	011	100	101	110	111

Today: Machine Programming I: Basics

- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move
- Arithmetic & Logical operations

Address Computation Instruction

• leaq Src, Dst

- *Src* is address mode expression
- Set Dst to address denoted by expression

Uses

- Computing addresses without a memory reference
 - E.g., translation of p = &x[i];
- Computing arithmetic expressions of the form x + k*y
 - k = 1, 2, 4, or 8

Example

```
long m12(long x)
{
    return x*12;
}
```

Converted to ASM by compiler:

```
leaq (%rdi,%rdi,2), %rax # t <- x+x*2
salq $2, %rax # return t<<2</pre>
```

Some Arithmetic Operations

• Two Operand Instructions:

```
Format
             Computation
                        Dest = Dest + Src
  addq
             Src,Dest
                      Dest = Dest - Src
  subq
             Src,Dest
                      Dest = Dest * Src
             Src,Dest
  imulq
                       Dest = Dest << Src Also called ship
  salq
             Src,Dest
             Src,Dest
                        Dest = Dest >> Src Arithmetic
  sarq
             Src,Dest
                       Dest = Dest >> Src
                                           Logical
  shrq
                       Dest = Dest ^ Src
             Src,Dest
  xorq
  andq
             Src,Dest
                        Dest = Dest \& Src
             Src,Dest
                        Dest = Dest \mid Src
  orq
```

- Watch out for argument order!
- No distinction between signed and unsigned int (why?)

Some Arithmetic Operations

One Operand Instructions

```
incq Dest Dest = Dest + 1

decq Dest Dest = Dest - 1

negq Dest Dest = -Dest

notq Dest Dest = \sim Dest
```

• See book for more instructions

Arithmetic Expression Example

```
long arith
(long x, long y, long z)
  long t1 = x+y;
  long t2 = z+t1;
  long t3 = x+4;
  long t4 = y * 48;
  long t5 = t3 + t4;
  long rval = t2 * t5;
  return rval;
```

```
arith:
    leaq (%rdi,%rsi), %rax
    addq %rdx, %rax
    leaq (%rsi,%rsi,2), %rdx
    salq $4, %rdx
    leaq 4(%rdi,%rdx), %rcx
    imulq %rcx, %rax
```

Interesting Instructions

- leaq: address computation
- salq: shift

ret

- imulq: multiplication
 - But, only used once

Understanding Arithmetic Expression Example

```
long arith
(long x, long y, long z)
  long t1 = x+y;
  long t2 = z+t1;
  long t3 = x+4;
  long t4 = y * 48;
  long t5 = t3 + t4;
  long rval = t2 * t5;
  return rval;
```

arith:

```
leaq (%rdi,%rsi), %rax # t1
addq %rdx, %rax # t2
leaq (%rsi,%rsi,2), %rdx
salq $4, %rdx # t4
leaq 4(%rdi,%rdx), %rcx # t5
imulq %rcx, %rax # rval
ret
```

Register	Use(s)
%rdi	Argument x
%rsi	Argument y
%rdx	Argument z
%rax	t1, t2, rval
%rdx	t4
%rcx	t5

Machine Programming I: Summary

- History of Intel processors and architectures
 - Evolutionary design leads to many quirks and artifacts
- C, assembly, machine code
 - New forms of visible state: program counter, registers, ...
 - Compiler must transform statements, expressions, procedures into lowlevel instruction sequences
- Assembly Basics: Registers, operands, move
 - The x86-64 move instructions cover wide range of data movement forms
- Arithmetic
 - C compiler will figure out different instruction combinations to carry out computation

More Information

- Intel processors (Wikipedia)
- Intel microarchitectures