

# aoOCS Specification



Author: Aleksander Osman alfik@poczta.fm

Rev. 1.0 December 20, 2010



This page has been intentionally left blank.

## **Revision History**

Rev.	Date	Author	Description
1.0	20.12.2010	Aleksander Osman	First Publish

## **Contents**

INTRODUCTION	1
Features	
WISHBONE COMPATIBILITY.	
Similar projects	
Limitations.	
TODO	
Status	4
Requirements	4
ARCHITECTURE	5
ARCHITECTURE	
OPERATION	14
SD card	14
AOOCS_TOOL	
On-Screen-Display description.	
Software compatability list	
REGISTERS	18
CLOCKS	20
IO PORTS	21
AOOCS TOP-LEVEL IO PORTS	21
REFERENCES	23

## Introduction

The OpenCores <u>aoOCS</u> SoC is a Wishbone compatible implementation of most of the Amiga Original Chip Set (OCS) and computer functionality.

<u>aoOCS</u> is not related in any way with Minimig - it is a new and independent Amiga OCS implementation.

### **Features**

- The <u>aoOCS</u> SoC contains the following Amiga/OCS components:
  - blitter
  - copper
  - system control (interrupts)
  - video: bitplains, sprites, collision detection
  - audio: 4 channels, low-pass filter
  - user input: PS/2 mouse, PS/2 keyboard and joystick (keyboard arrow keys)
  - floppy: read and write ADF files directly from a SD card. Only the internal floppy drive is implemented
  - 8520 CIA
  - <u>ao68000</u> OpenCores IP core is used as the <u>aoOCS</u> processor
- All of the above components are WISHBONE revision B.3 compatible
- The <u>aoOCS</u> contains the following additional components:
  - SD card controller written in HDL with DMA. Supports SDHC cards only.
  - 10/100 Mbit Ethernet controller written in HDL to send the current VGA frames (frame grabber)
  - HDL drivers for SSRAM, PS/2 keyboard, PS/2 mouse, audio codec, VGA DAC

- <u>aoOCS</u> uses only one external memory: a SSRAM with 36-bit words and pipelined access. A video buffer with about 250KB is located SSRAM. Another 256KB are used by the ROM. All the rest memory can be used as Chip RAM.
- The On-Screen-Display is implemented in HDL as a finite state machine. No additional controller/processor with firmware required to handle the SoC.
- The following options are available on the On-Screen-Display:
  - select ROM file to load (only Amiga Kickstart v1.2 was tested)
  - enable or disable Joystick (keyboard arrow keys)
  - enable or disable floppy write protection
  - insert a floppy select one from a list
  - eject an inserted floppy
  - reset the system
- The On-Screen-Display is independent of the running Amiga software. It is enabled and disabled by the Home key and controlled by the keyboard arrow keys and the right CTRL key.
- Only PAL timings are implemented.
- The video output is VGA compatible: 640x480 at 70 Hz. A rather simple method is used to extend the 256 PAL horizontal lines to 480 VGA lines: all lines are doubled except for every 8th one.
- The system uses generally a single clock: 30 MHz. There are two more clocks: 12 MHz, 25 MHz generated to interface with external hardware (Audio codec, Ethernet controller). A single altpll is used to generate all three clocks from one 50 MHz external clock. More information about clocks is available at Clocks.
- A VGA frame grabber is implemented that sends captured frames by 100 Mbit Ethernet in IP/UDP packets.
- The system uses about 26.400 LE on Altera Cyclone II and about 267.000 bits of on-chip RAM.
- The blitter functionality was tested against the E-UAE Amiga software emulator.
- Tested only on a Terasic DE2-70 board (www.terasic.com.tw).
- Documentation generated by Doxygen (www.doxygen.org) with doxverilog patch (<a href="http://developer.berlios.de/projects/doxverilog/">http://developer.berlios.de/projects/doxverilog/</a>). The specification is automatically extracted from the Doxygen HTML output.

## WISHBONE compatibility

- Version: WISHBONE specification Revision B.3,
- General description: 32-bit WISHBONE interface,
- WISHBONE data port size: 32-bit,
- Data port granularity: 8-bits,
- Data port maximum operand size: 32-bits,

- Data transfer ordering: BIG ENDIAN,
- Data transfer sequencing: UNDEFINED,
- Constraints on CLK I signal: described in <u>Clocks</u>.

## Similar projects

Other Open-Source Amiga implementations include:

Minimig (<a href="http://code.google.com/p/minimig/">http://code.google.com/p/minimig/</a>) - FPGA-based re-implementation of the original Amiga 500 hardware. Runs on the Minimig PCB and also on Terasic DE1,2 boards.

### Limitations

- No filesystem support on the SD card. Data is read from fixed positions. The contents of the SD card is generated by the aoOCS tool described at Operation.
- No video external synchronize, lace mode, lightpen, genlock audio enable, color composite (BPLCON0)
- All bitplain data is fetched at once in a burst memory read at the beginning of each line. No changes to the bitplain data done after the beginning of a line are visible.
- Currently <u>aoOCS</u> requires an 36-bit word SSRAM to store the video buffer. This way 3 pixels 12-bits each can be stored in one word.
- Serial port not implemented.
- Parallel port not implemented.
- Low-pass filter disable/enable by CIA-A port A bit 1 not implemented.
- Proportional controller and light pen not implemented.
- Some rarely used OCS registers are not implemented: strobe video sync, write beam position, coprocessor instruction fetch identify. For a complete list of not implemented registers look at <a href="Registers">Registers</a>.
- Only some of the Amiga software was tested and works on the <u>aoOCS</u>. A list of <u>aoOCS</u> software compatability is located at <u>Operation</u>.

### **TODO**

- Fix some of the above limitations.
- Optimize the design.
- Run WISHBONE verification models.
- More documentation of Verilog sources.
- Describe testing and changes done in E-UAE sources.

- Prepare scripts for VATS: run\_sim -r -> regresion test.
- Port the aoOCS SoC to a Xilinx FPGA.

### **Status**

- Amiga Workbench v1.2 runs with some minor graphic problems: bottom of screen not displayed correctly.
- Prince of Persia runs perfectly.
- Wings of Fury runs correctly. Some sound glitches in intro.
- Lotus 2 runs correctly. Some sound problems in intro.
- Warzone runs poor. Some major graphic problems.
- More information about <u>aoOCS</u> software compatability is available at <u>Operation</u>.

### Requirements

- Altera Quartus II synthesis tool (<a href="http://www.altera.com">http://www.altera.com</a>) is required to synthesise the <a href="https://www.altera.com">aoOCS</a> System-on-Chip.
- Java SDK (<a href="http://java.sun.com">http://java.sun.com</a>) is required to compile the aoOCS\_tool (The tool is described in <a href="Operation">Operation</a>).
- A FPGA board. Currently only the Terasic DE2-70 board was tested.
- Icarus Verilog simulator (<a href="http://www.icarus.com/eda/verilog/">http://www.icarus.com/eda/verilog/</a>) is required to compile the and run some tests.
- Access to Altera Quartus II directory (directory eda/sim\_lib/) is required to compile and run some tests.
- GCC (http://gcc.gnu.org) is required to compile some testes based on E-UAE sources.

## **Architecture**




Figure 1: <u>aoOCS</u> structure.

#### control\_osd

On-Screen-Display and overall system management.

#### ao68000

ao68000 top level module.

This module contains only instantiations of sub-modules and wire declarations.

#### ocs\_control

OCS system control implementation with WISHBONE slave interface.

#### List of system control registers:

```
Implemented:
     [DDFSTOP
                   094 W
                            Α
                                  Display bitplane data fetch stop
                                                                                 write not implemented here]
                                  (horiz, position)
    DMACON
                 096 W
                          ADP
                                  DMA control write (clear or set)
                                                                                 write not implemented here
    DMACONR
                *002
                      R
                          ΑP
                                  DMA control (and blitter status) read
    VP0SR
                *004
                          A(E)
                                  Read vert most signif. bit (and frame flop)
                      R
    VHP0SR
                *006
                          Α
                                  Read vert and horiz. position of beam
    ADKCON
                 09E W
                                  Audio, disk, UART control
    ADKCONR
                *010
                                  Audio, disk control register read
    [POTODAT
                *012 R
                          P( E )
                                  Pot counter pair 0 data (vert, horiz)
                                                                                  read implemented here]
    INTENAR
                *01C
                      R
                                  Interrupt enable bits read
    INTREOR
                *01E
                      R
                                  Interrupt request bits read
    LCI XCON
                 098
                          D
                                                                                  write not implemented here]
                     W
                                  Collision control
    TNTFNA
                 09A
                      W
                                  Interrupt enable bits (clear or set bits)
                                                                                  write not implemented here
    INTREQ
                 09C
                     W
                          Р
                                  Interrupt request bits (clear or set bits)
Not implemented:
    REFPTR
                *028
                                  Refresh pointer
    VPOSW
                *02A
                      W
                          Α
                                  Write vert most signif. bit (and frame flop)
    VHPOSW
                *02C
                                  Write vert and horiz position of beam
    STRF0II
              & *038
                          D
                                  Strobe for horiz sync with VB and EQU \,
              & *03A
    STRVBL
                          D
                                  Strobe for horiz sync with VB (vert. blank)
              & *03C
                          DP
    STRHOR
                                  Strobe for horiz sync
              & *03E
                          D( E ) Strobe for identification of long horiz. line.
    STRLONG
    RESERVED
                 1110X
    RESERVED
                 1111X
    NO-OP(NULL) 1FE
```

#### ocs blitter

OCS blitter implementation with WISHBONE master and slave interface.

#### List of blitter registers:

```
Implemented:
  BLTC0N0
               ~040
                                 Blitter control register 0
                                 Blitter control register 1
  BLTCON1
               ~042 W
                         A( E )
  BLTAFWM
               ~044
                     W
                                 Blitter first word mask for source A
  BLTALWM
               ~046
                                 Blitter last word mask for source A
  BLTCPTH
             + ~048
                                 Blitter pointer to source C (high 3 bits)
  BLTCPTL
             + ~04A
                                 Blitter pointer to source C (low 15 bits)
                                 Blitter pointer to source B (high 3 bits)
  BLTBPTH
             + ~04C
                     W
                         Α
  BLTBPTL
                                 Blitter pointer to source B (low 15 bits)
             + ~04E
                     W
                         Α
  BLTAPTH
                     W
             + ~050
                            E)
                                 Blitter pointer to source A (high 3 bits)
                         Α(
  BLTAPTL
             + ~052
                                 Blitter pointer to source A (low 15 bits)
  BLTDPTH
             + ~054
                     W
                                 Blitter pointer to destination D (high 3 bits)
  BLTDPTL
             + ~056
                     W
                                 Blitter pointer to destination D (low 15 bits)
  BLTSIZE
               ~058
                                 Blitter start and size (window width, height)
  BLTCMOD
               ~060
                                 Blitter modulo for source C
  BLTBMOD
               ~062
                                 Blitter modulo for source B
  BLTAMOD
               ~064
                                 Blitter modulo for source A
  BLTDMOD
               ~066
                                 Blitter modulo for destination D
  BLTCDAT
             % ~070
                     W
                                 Blitter source C data register
                         Α
            % ~072
                                 Blitter source B data register
  BLTBDAT
                     W
                         Α
            % ~074
  BLTADAT
                     W
                                 Blitter source A data register
Not implemented:
            & *000 ER A
  BLTDDAT
                                 Blitter destination early read (dummy address)
```

#### ocs copper

OCS copper implementation with WISHBONE master and slave interface.

List of copper registers:

```
Implemented:
    COPCON
                *02F
                          A(E)
                                  Coprocessor control register (CDANG)
                                  Coprocessor first location register (high 3 bits, high 5 bits if ECS)
    COP1LCH
                080
                     W
                          A( E )
    COP1LCL
             +
                                  Coprocessor first location register (low 15 bits)
                 082
                     W
                          A( E )
    COP2LCH
             +
                 084
                     W
                                 Coprocessor second location register (high 3 bits, high 5 bits if ECS)
    COP2LCL
                 086
                     W
                                  Coprocessor second location register (low 15 bits)
    COPJMP1
                 088
                                  Coprocessor restart at first location
    COPJMP2
                                  Coprocessor restart at second location
Not implemented:
    COPINS
                                  Coprocessor instruction fetch identify
```

#### Note:

• COPINS is not implemented.

#### ocs\_serial

OCS serial port implementation with WISHBONE slave interface. [functionality not implemented].

List of serial registers:

```
Not implemented:
   SERDATR
               *018 R
                                 Serial port data and status read
                                                                               read implemented here
    [DSKBYTR
               *01A R
                                 Disk data byte and status read
                                                                               read implemented here]
   SERDAT
               *030 W P
                                 Serial port data and stop bits write
   SERPER
               *032 W
                         Р
                                 Serial port period and control
```

#### bus\_terminator

Terminator for not handled WISHBONE bus cycles.

#### bus\_syscon

WISHBONE priority and round-robin SYSCON.

#### ocs video

OCS video implementation with WISHBONE master and slave interface.

List of video registers:

```
Implemented:
   DIWSTRT
                 08E
                     W
                          Α
                                  Display window start (upper left vert-horiz position)
   DIWSTOP
                 090
                                  Display window stop (lower right vert.-horiz. position)
                      W
   DDFSTRT
                 092
                      W
                          Α
                                  Display bitplane data fetch start (horiz. position)
                                  Display bitplane data fetch stop
   DDFSTOP
                 094
                                                                                 write implemented here
                     W
                          ADP
    [DMACON
                 096
                                  DMA control write (clear or set)
                                                                                 write implemented here]
    [JOY1DAT
                *00C
                      R
                          D
                                  Joystick-mouse 1 data (vert,horiz)
                                                                                 read not implemented here]
   CLXDAT
                *00E
                      R
                          D
                                  Collision data register (read and clear)
                                                                                 read not implemented here
   CLXCON
                      W
                 098
                          D
                                  Collision control
                                                                                 write implemented here
    [INTENA
                 09A
                      W
                                  Interrupt enable bits (clear or set bits)
                                                                                 write implemented here]
   BPLC0N0
                 100
                      W
                          AD( E ) Bitplane control register (misc. control bits)
   BPLCON1
                 102
                                  Bitplane control reg. (scroll value PF1, PF2)
   BPLC0N2
                      W
                          D(E) Bitplane control reg. (priority control)
                 104
   BPL1M0D
                 108 W
                          Α
                                  Bitplane modulo (odd planes)
```

```
BPL2M0D
              10A W
                                 Bitplane modulo (even planes)
                        Α
BPL1PTH
              0E0
                   W
                        Α
                                 Bitplane 1 pointer (high 3 bits)
                                 Bitplane 1 pointer (low 15 bits)
Bitplane 2 pointer (high 3 bits)
BPL1PTL
              0F2
                   W
                        Α
BPL2PTH
              0E4
                   W
                        Α
                                 Bitplane 2 pointer (low 15 bits)
BPL2PTL
              0E6
                   W
                        Δ
BPL3PTH
                                 Bitplane 3 pointer (high 3 bits)
              0E8
                   W
                        Α
BPL3PTL
              0EA
                   W
                        Α
                                 Bitplane 3 pointer (low 15 bits)
BPL4PTH
              0EC
                   W
                        Α
                                 Bitplane 4 pointer (high 3 bits)
BPL4PTL
              0EE
                   W
                        Α
                                 Bitplane 4 pointer (low 15 bits)
BPL5PTH
              0F0
                   W
                                 Bitplane 5 pointer (high 3 bits)
BPL5PTL
              0F2
                   W
                        Α
                                 Bitplane 5 pointer (low 15 bits)
BPL6PTH
              0F4
                                 Bitplane 6 pointer (high 3 bits)
                        Α
                                 Bitplane 6 pointer (low 15 bits)
BPL6PTL
              0F6
                        Α
RPI 1DAT
              110
                        D
                                 Bitplane 1 data (parallel-to-serial convert)
Bitplane 2 data (parallel-to-serial convert)
BPI 2DAT
          &
              112
                   W
                        D
BPL3DAT
                                 Bitplane 3 data (parallel-to-serial convert)
          &
              114
                   W
                        D
BPI 4DAT
          &
              116
                   W
                        n
                                 Bitplane 4 data (parallel-to-serial convert)
BPL5DAT
          &
              118
                   W
                        D
                                 Bitplane 5 data (parallel-to-serial convert)
BPL6DAT
          δ.
              11A
                   W
                        D
                                 Bitplane 6 data (parallel-to-serial convert)
                                 Sprite 0 pointer (high 3 bits)
Sprite 0 pointer (low 15 bits)
SPR0PTH
              120
                        Α
SPR0PTL
              122
SPR0P0S
              140
                   W
                        AD
                                 Sprite O vert-horiz start position data
SPR0CTL
                        AD( E ) Sprite 0 vert stop position and control data
              142
                   W
                                 Sprite 0 image data register A
Sprite 0 image data register B
SPR0DATA
              144
                   W
                        D
SPR0DATB
           %
              146
                   W
                        D
                                 Sprite 1 pointer (high 3 bits)
Sprite 1 pointer (low 15 bits)
SPR1PTH
                   W
              124
                        Δ
SPR1PTL
              126
                   W
                        Α
SPR1P0S
           %
              148
                   W
                        AD
                                 Sprite 1 vert-horiz start position data
SPR1CTL
           %
              14A
                   W
                        AD
                                 Sprite 1 vert stop position and control data
SPR1DATA
          %
              14C
                   W
                        D
                                 Sprite 1 image data register A
SPR1DATB
          %
              14E
                   W
                        D
                                 Sprite 1 image data register B
SPR2PTH
              128
                                 Sprite 2 pointer (high 3 bits)
SPR2PTL
                   W
                                 Sprite 2 pointer (low 15 bits)
              12A
                        Α
                                 Sprite 2 vert-horiz start position data
SPR2P0S
              150
                   W
                        AD
SPR2CTL
              152
                   W
                        AD
                                 Sprite 2 vert stop position and control data
                                 Sprite 2 image data register A
SPR2DATA
              154
                   W
                        D
SPR2DATB
          %
              156
                   W
                        D
                                 Sprite 2 image data register B
                                 Sprite 3 pointer (high 3 bits)
SPR3PTH
              120
                   W
                        Α
SPR3PTL
                                 Sprite 3 pointer (low 15 bits)
              12E
                   W
                                 Sprite 3 vert-horiz start position data
SPR3P0S
              158
                   W
                        AD
SPR3CTL
              15A
                   W
                        ΑD
                                 Sprite 3 vert stop position and control data
SPR3DATA
              15C
                   W
                        D
                                 Sprite 3 image data register A
SPR3DATB
              15E
                        D
                                 Sprite 3 image data register B
                                 Sprite 4 pointer (high 3 bits)
Sprite 4 pointer (low 15 bits)
SPR4PTH
                   W
              130
                        Α
SPR4PTL
              132
                   W
                        Α
SPR4P0S
              160
                   W
                        AD
                                 Sprite 4 vert-horiz start position data
SPR4CTL
                                 Sprite 4 vert stop position and control data
              162
                   W
                        AD
          %
                                 Sprite 4 image data register A
SPR4DATA
              164
                   W
                        D
SPR4DATB
          %
              166
                                 Sprite 4 image data register B
                   W
                        D
                                 Sprite 5 pointer (high 3 bits)
Sprite 5 pointer (low 15 bits)
SPR5PTH
              134
                   W
                        Α
SPR5PTL
              136
                   W
                        Α
SPR5P0S
              168
                   W
                        AD
                                 Sprite 5 vert-horiz start position data
SPR5CTL
              16A
                   W
                        ΑD
                                 Sprite 5 vert stop position and control data
SPR5DATA
              16C
                   W
                        D
                                 Sprite 5 image data register A
SPR5DATB
          %
              16E
                   W
                        D
                                 Sprite 5 image data register B
SPR6PTH
                                 Sprite 6 pointer (high 3 bits)
              138
                   W
                        Α
SPR6PTL
                   W
                                 Sprite 6 pointer (low 15 bits)
              13A
                        Α
                                 Sprite 6 vert-horiz start position data
SPR6P0S
              170
                        AD
                   W
                                 Sprite 6 vert stop position and control data
SPR6CTI
              172
                        ΑD
                   W
SPR6DATA
          %
              174
                   W
                                 Sprite 6 image data register A
                        D
SPR6DATB
          %
              176
                   W
                        n
                                 Sprite 6 image data register B
                                 Sprite 7 pointer (high 3 bits)
SPR7PTH
              13C
                   W
                        Α
SPR7PTL
              13E
                   W
                        Α
                                 Sprite 7 pointer (low 15 bits)
SPR7P0S
              178
                   W
                        AD
                                 Sprite 7 vert-horiz start position data
SPR7CTL
              17A
                        AD
                                 Sprite 7 vert stop position and control data
SPR7DATA
          %
              17C
                   W
                        D
                                 Sprite 7 image data register A
SPR7DATB
                                 Sprite 7 image data register B
                        D
COLOR00
              180
                   W
                        D
                                 Color table 00
                                 Color table 01
Color table 02
COLOR01
              182
                   W
                        D
COLOR02
              184
                   W
                        D
COLOR03
              186
                                 Color table 03
                   W
                        D
COLOR04
              188
                   W
                        D
                                 Color table 04
```

```
COLOR05
                                 Color table 05
COLOR06
                                 Color table 06
              18C
                        D
COLOR07
              18E
                   W
                        D
                                 Color table 07
COLOR08
                                 Color table 08
              190
                   W
                        D
                                 Color table 09
Color table 10
C0L0R09
              192
                   W
                        D
COLOR10
              194
                   W
                        D
                                 Color table 11
COLOR11
              196
                   W
                        D
COLOR12
              198
                   W
                        D
                                 Color table 12
C0L0R13
              19A
                   W
                        D
                                 Color table 13
COLOR14
              19C
                   W
                        D
                                 Color table 14
COLOR15
              19E
                   W
                        D
                                 Color table 15
COLOR16
              1A0
                   W
                        D
                                 Color table 16
COLOR17
                                 Color table 17
              1A2
                        D
COLOR18
                   W
              1A4
                        D
                                 Color table 18
                                 Color table 19
COLOR19
              1A6
                   W
                        D
                                 Color table 20
Color table 21
COLOR20
              1A8
                   W
                        D
                   W
COL 0R21
              1AA
                        D
                   W
COLOR22
              1AC
                        D
                                 Color table 22
                   W
C0L0R23
              1AE
                        D
                                 Color table 23
C0L0R24
              1B0
                   W
                        D
                                 Color table 24
COLOR25
              1B2
                   W
                        D
                                 Color table 25
COLOR26
              1B4
                   W
                        D
                                 Color table 26
COLOR27
              1B6
                   W
                        D
                                 Color table 27
COLOR28
              1B8
                                 Color table 28
COLOR29
                   W
              1BA
                        D
                                 Color table 29
COLOR30
              1BC
                                 Color table 30
                   W
                        D
COLOR31
              1BE
                        D
                                 Color table 31
```

#### ocs\_audio

OCS audio implementation with WISHBONE master and slave interface.

List of audio registers:

```
Implemented:
    AUD0LCH
                            A(E) Audio channel 0 location (high 3 bits, 5 if ECS)
                  0A0
                                     Audio channel 0 location (low 15 bits) (horiz. position)
    AUD0LCL
                  0A2
                        W
                            Α
                                     Audio channel 0 length
    AUD0LEN
                  0A4
                        W
                            P( E )
    AUD@PFR
                  0.46
                                     Audio channel 0 period
                        W
    AUD0V0L
                  0A8
                        W
                                     Audio channel 0 volume
                            P
    AUD0DAT
                  0AA
                                     Audio channel 0 data
                                     Audio channel 1 location (high 3 bits)
Audio channel 1 location (low 15 bits)
    AUD1LCH
                  0B0
                            Α
    AUD1LCL
                  0B2
                        W
    AUD1LEN
                  0B4
                                     Audio channel 1 length
    AUD1PER
                  0B6
                        W
                            Ρ
                                     Audio channel 1 period
    AUD1VOL
                  0B8
                                     Audio channel 1 volume
    AUD1DAT
                  0BA
                            Ρ
                                     Audio channel 1 data
               &
                                     Audio channel 2 location (high 3 bits)
Audio channel 2 location (low 15 bits)
    AUD2LCH
                  0C0
                            Α
                        W
    AUD21 CI
                  0C2
                        W
                            Α
    AUD21 FN
                  0C4
                        W
                            Р
                                     Audio channel 2 length
                            Р
    AUD2PFR
                  0.06
                        W
                                     Audio channel 2 period
    AUD2V0L
                                     Audio channel 2 volume
                            Р
                  0C8
                        W
    AUD2DAT
               &
                  0CA
                        W
                            Ρ
                                     Audio channel 2 data
    AUD3LCH
                  0D0
                                     Audio channel 3 location (high 3 bits)
    AUD3LCL
                  0D2
                                     Audio channel 3 location (low 15 bits)
    AUD3LEN
                        W
                                     Audio channel 3 length
                  0D4
                                     Audio channel 3 period
    AUD3PER
                  0D6
                        W
                                     Audio channel 3 volume
    AUD3V0L
                  800
                        W
                                     Audio channel 3 data
    AUD3DAT
               &
                  0DA
```

#### ocs\_input

OCS user input implementation with WISHBONE slave interface.

List of user input registers:

J0Y0DAT	*00A	R	D	Joystick-mouse 0 data (vert,horiz)	read	implemented here
JOY1DAT [CLXDAT	*00C *00E			Joystick-mouse 1 data (vert,horiz) Collision data register (read and clear)		<pre>implemented here implemented here]</pre>
J0YTEST	*036	W	D	Write to all four joystick-mouse counters at	once	
Not implemented [ADKCONR POTODAT	*010 *012			Audio, disk control register read Pot counter pair 0 data (vert,horiz)		not implemented here] not implemented here
POT1DAT POTGOR POTGO	*014 *016 *034		P( E ) P P	Pot counter pair 1 data (vert,horiz) Pot port data read (formerly POTINP) Pot port data write and start		

#### ocs floppy

OCS floppy implementation with WISHBONE master and slave interface.

#### List of floppy registers:

```
Implemented:
                 *018 R P
*01A R P
     [SERDATR
                                      Serial port data and status read
                                                                                         read not implemented here]
    DSKBYTR
                                     Disk data byte and status read
                                                                                         read not implemented here
              + *020 W A(E) Disk pointer (high 3 bits, 5 bits if ECS)
+ *022 W A Disk pointer (low 15 bits)
*024 W P Disk length
    DSKPTH
    DSKPTL
    DSKLEN
                                     Disk length
               & *026 W P
    DSKDAT
                                     Disk DMA data write
        [not used 07C]
SYNC ~07E W P
    DSKSYNC
                                     Disk sync pattern register for disk read
Not implemented:
    DSKDATR & *008 ER P
[J0Y0DAT *00A R D
                                     Disk data early read (dummy address)
                                                                                        not implemented
                                     Joystick-mouse 0 data (vert, horiz)
                                                                                         read not implemented here]
```

#### cia8520

Commodore 8520 Complex Interface Adapter implementation.

#### drv\_vga

ADV7123 Video DAC driver for VGA output.

#### bus ssram

IS61LPS51236A pipelined SSRAM driver with WISHBONE slave interface.

#### drv\_audio

WM8731 audio codec driver for stereo audio output.

#### drv\_keyboard

PS/2 keyboard driver.

#### drv\_mouse

PS/2 mouse driver.

#### drv\_debug

Switches and hex leds driver for debug purposes.

## drv eth vga capture

DM9000A 10/100 Mbit Ethernet driver for a VGA frame grabber.

## **Operation**

### SD card

The <u>aoOCS</u> SoC requires a SD card containing a list of available ROMs and floppy images together with images themselves. The <u>aoOCS</u> does not support any filesystem on the card. A binary image file must be prepared and written on the card starting at sector 0. The aoOCS\_tool is used to prepare the image in the following way:

- a title screen PNG image must be available. A default image is available at ./sw/aoOCS\_tool/title.png
- a directory with ROM files must be created
- a directory with floppy images (ADF files) must be created
- the following make command must be run at the base directory of the project:

```
\label{local_make_sd_intro} \mbox{make sd\_disk A0\_INTRO\_IMAGE=<path to title screen PNG image> A0\_ROMS=<path to ROMs directory> A0\_FLOPPIES=<path to floppy images directory> \\
```

• The SD disk image is generated and saved to ./tmp/sd\_disk.img. That image must be written directly on a SD disk bypassing and most probably destroying the filesystem on the disk. The easiest way to write the image is to run the dd command as a super-user on a Linux system:

```
dd if=<path to image file> of=<path to SD device>
```

### aoOCS tool

The aoOCS tool is used to:

- Create the contents of the SD card. A image containing: a title screen, ROMs and floppy disk ADF files is created. This image has to be written to the SD card starting from sector 0.
- Extract vga frames from the dry eth vga capture module as PNG images.
- Generate ./rtl/control\_osd.mif memory initialization file with On-Screen-Display text strings.
- Extract the specification contents from Doxygen HTML output, to generate the specification ODT file.

The source code for the tool is located at: ./sw/ao0CS tool/.


## **On-Screen-Display description**

• After powerup or reset, the SoC tries to initialize the SD card and read the title screen, list of ROM files and list of floppy files. If all goes well, the following screen is displayed:




aoOCS title screen with ROM selection menu

• The On-Screen-Display is controlled by the keyboard arrow Up and Down keys. To select an item use the right Control key:




aoOCS floppy selection menu with Amiga Workbench 1.2 floppy highlighted

• After selecting the ROM file, the menu disappears and the Amiga boots from the ROM:



### Amiga Kickstart v1.2 bootstrap screen

• To select a floppy disk to insert into the internal disk drive, the On-Screen-Display is used. To display the menu press the Home key. The Home key is also used to hide the menu. The menu when no floppy is inserted looks like this:



#### aoOCS floppy selection menu

- The following options are available:
  - Joystick (kbd arrows): enable or disable the joystick on Amiga port 1. The joystick is controlled by the keyboard arrow keys and the right Control key. When enabled, the arrow keys are unavailable to the Amiga keyboard the key strokes are redirected to the joystick.
  - Floppy write enabled: enable or disable floppy writes. The floppy changes are made directly on the SD disk.
  - Reset: reset the <u>aoOCS</u> SoC
  - Below is a list of available floppy disks to insert. After selecting a floppy the display changes to the following:

```
Copyright @ 1985, 1986 Commodore-Aniga, Inc.
All rights reserved.
Release 1.2
A2080 Workbench 1.2 V33.56 2-JUN-87

Inserted floppy:
amiga-os-120-workbench

Joystick(kbd arrows) OFF
Floppy write enabled OFF
Reset
Eject floppy
```

#### aoOCS menu after floppy selection

• In this menu it is possible to eject the floppy disk. After ejecting the floppy the previous menu is dispayed.

## Software compatability list

The state of software can be:

*PERFECT* no visible and no audible distortions

GOOD some minor distortions

FAIR software starts but has major distortions

FAILED software does not start

### • Amiga Workbench version 1.2

**aoOCS** version:

1.0

**State:** 

GOOD

Some minor graphic problems: bottom of screen not displayed

**Description:** correctly. Most probably problem

with Copper and vertical beam

position.

• Prince of Persia

**aoOCS** version: 1.0

**State: PERFECT** 

**Description:** No problems.


• Wings of Fury **aoOCS** version: 1.0

**State:** GOOD

Some sound gliches **Description:** 

introduction. The game itself

works perfect.



Amiga Workbench v1.2 screen



**Prince of Persia** 



Wing of Fury

#### • Lotus 2

**aoOCS** 

version:

State: GOOD

1.0

Some minor sound problems in introduction - most probably some bug in the low-pass filter or channel modulation. The VGA

Description: frame was captured in the middle of screen update so there are some distortions. In real-time in looks

OK.

• Warzone

**aoOCS** version: 1.0

**State:** FAIR

**Description:** Major graphic problems - as

seen on captured VGA frame.



Lotus 2



Warzone

4.

## Registers

List of not implemented OCS registers:

#### ocs\_control

```
STREQU
              & *038 S
                          D
                                  Strobe for horiz sync with VB and EQU
              & *03A S
& *03C S
& *03E S
    STRVBL
                                  Strobe for horiz sync with VB (vert. blank)
    STRH0R
                          DP
                                  Strobe for horiz sync
    STRLONG
                          D( E )
                                  Strobe for identification of long horiz. line.
    VHP0SW
                *02C
                                  Write vert and horiz position of beam
ocs_input
    POT0DAT
                *012 R
                          P( E )
                                  Pot counter pair 0 data (vert,horiz)
    POT1DAT
                *014 R
                          P(E) Pot counter pair 1 data (vert, horiz)
    POTGOR
                *016 R
                          Р
                                  Pot port data read (formerly POTINP)
    P0TG0
                                  Pot port data write and start
```

#### ocs\_copper

COPINS 08C W A Coprocessor instruction fetch identify

#### ocs\_serial

SERDATR	*018	R	Ρ	Serial port data and status read
SERDAT	*030	W	Р	Serial port data and stop bits write
SERPER	*032	W	Р	Serial port period and control

#### ocs\_floppy

DSKDATR & \*008 ER P Disk data early read (dummy address)

#### ocs\_blitter

BLTDDAT & \*000 ER A Blitter destination early read (dummy address)

## **Clocks**

Name	Source	Rates (MHz)			Domortza	Description	
ivaine		Max	Min	Resolution	Remarks	Description	
clk_50	Input Port	50	50	-	-	External input clock. Used only as input to altpll.	
clk_30	altpll output	30	30	-	-	Main system clock.	
clk_12	altpll output	12	12	-	-	Used only in <u>drv audio</u> to clock the WM8731 audio codec hardware.	
clk_25	altpll output	25	25	-	-	Used only in <u>drv eth vga capture</u> to clock the DM9000A Ethernet hardware.	

Table 1: List of clocks.

## **IO Ports**

## **aoOCS** top-level IO Ports

```
Inputs
    Clock and reset
        clk 50
        reset_ext_n
    DM9000A Ethernet hardware interface
    Switches and hex leds hardware interface from drv_debug
        debug_sw1_pc
        debug_sw2_adr
        debug_sw3_halt
Inouts
    IS61LPS51236A pipelined SSRAM hardware interface
                            [35:0]
        ssram data
    SD bus 1-bit hardware interface
        sd cmd io
        sd dat io
    PS/2 keyboard hardware interface
        ps2_kbclk
        ps2_kbdat
    PS/2 mouse hardware interface
        ps2 mouseclk
        ps2 mousedat
   WM8731 audio codec hardware interface
        ac sdat
    DM9000A Ethernet hardware interface
        enet_data
                            [15:0]
Outputs
    IS61LPS51236A pipelined SSRAM hardware interface
        ssram address
                            [18:0]
        ssram oe n
        ssram writeen n
```

```
[3:0]
    ssram byteen n
    ssram_clk
    ssram_globalw_n
    ssram_advance_n
    ssram adsp n
    ssram adsc n
    ssram cel n
    ssram ce2
    ssram_ce3_n
SD bus 1-bit hardware interface
    sd clk o
ADV7123 Video DAC hardware interface
    vga r [9:0]
    vga_g
            [9:0]
    vga b
           [9:0]
    vga blank n
    vga_sync_n
    vga_clock
    vga_hsync
    vga vsync
WM8731 audio codec hardware interface
    ac sclk
    ac_xclk
    ac_bclk
    ac dat
    ac_lr
DM9000A Ethernet hardware interface
    enet_clk_25
    enet reset n
    enet cs n
    enet ior n
    enet iow n
    enet cmd
Switches and hex leds hardware interface from drv_debug
                         [7:0]
    hex0
    hex1
                         [7:0]
    hex2
                         [7:0]
    hex3
                         [7:0]
    hex4
                         [7:0]
    hex5
                         [7:0]
    hex6
                         [7:0]
    hex7
                         [7:0]
Leds hardware interface for debug purposes
    debug sd
                         [7:0]
    debug_68k_state
                        [7:0]
    debug floppy
                         [7:0]
```

## References

1. Specification for the: WISHBONE System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores.

Revision: B.3.

Released: September 7, 2002.

Available from: <a href="http://www.opencores.org">http://www.opencores.org</a>

2. Amiga® Hardware Reference Manual. Revised edition (March 15, 1990) Addison Wesley Longman Publishing Co.

3. E-UAE Amiga software emulator sources.

Source archive: e-uae-0.8.29-WIP4.tar.bz2
Available from: http://http://www.rcdrummond.net/uae/

- 4. <u>aoOCS</u> Doxygen(Design) Documentation.
- 5. <u>ao68000</u> Doxygen(Design) Documentation. Available from: <a href="http://www.opencores.org">http://www.opencores.org</a>