Version. 1.12

YAMAHA

LSI

YM2610

Application Manual

OPNB 6-ch,4-OP.FM + SSG + ADPCM sound generator

1995/1/20

# YM2610

FM Operator Type-NB(OPNB)

■ Summary

OPNBは、FM音源方式を採用することにより、新しいタイプのシンセサイザーとしての威力をもち、あらゆる音に対応することができます。 Additionally, it can be easily connected to a microcomputer or microprocessor, and contains built-in registers for storing tone information.

さらにOPNBは、FM方式の音源とは異なった矩形波の音源およびnoise発生器に加えてADPCM音源部が内蔵されています。

#### ■ Features


- ●FM方式の音源を採用し、4音同時発生が可能であり、4音をそれぞれ異色音にすることができる。
- 4 sounds, 1 of which can be complex sine wave speech synthesis
- Two built-in programmable timers
- Built-in LFO functionality
- In addition to FM synthesis and SSG (square wave generation), ADPCM output is possible.
- ●FM音源部及びADPCM-A音源と同B音源にLR出力制御機能あり
- Nch-Si Gate MOS LSI
- 5V single power supply
- 64 pins

#### 1. Summary

OPNB has two types of ADPCM output, LR出力を可能にしたものであり主な Features:

- 1. FM tone generator 4 channels
- 2. Additional LFO functions
- 3. Left/Right Output
- 4. ADPCM-A tone generator
- 6 channel polyphony
- External Memory Bankswitching up to 16 MB
- 5. ADPCM-B tone generator
- 1 channel
  Variable Sampling Rate
- (1.8KHz~55.5KHz) ・External Memory 最大連続16MBまで可能

#### 2. ブロック図



#### 3. Major Functions

# (a) FM tone generator

: 4 Channels Operators : 4 Algorithms : 8

LFO function : Amplitude, Frequency Modulation, Modulation Existence,

LFO Frequency can be set.

複合 Sine Wave Speech Synthesis : 4音中1音可能

: Type A, Type B Timers

LR Output Control : Can be controlled by On/Off

: YM3016 (16 pins) Compatible DAC

# (B) SSG tone generator

Polyphony : 3 Square Waves and White Noise : Converted to analog by built-in DAC, Analog Output then the output is mixed to 1 terminal.

# (c) ADPCM-A tone generator

ADPCM-A bit depth : 4 bits Channels

: 18.5KHz Sampling Rate

Sound Data ROM : 外部ROMにより最大連続1Mバイト/6音

Up to 16MB possible with bank switching : 外部より設定可能 Resolution 256 bytes

Start Address End Address : 外部より設定可能 Resolution 256 bytes

Key On, Dump : Event-driven

Channel Level : Can be controlled for each channel
Output Level : Can control the level of all channels at the same time

LR Output Control : Can be controlled by On/Off

# (B) ADPCM-B tone generator

ADPCM-B bit depth: 4 bits

Channels

: 1.8~55.5KHz Sampling Rate

Sound Data ROM : 外部ROMにより最大連続16Mバイトまで可能 Start Address : 外部より設定可能 Resolution 256 bytes End Address : 外部より設定可能 Resolution 256 bytes

Linear interpolation rate : 55.5KHz

Output Level : Controllable Repeat Play : Possible

LR Output Control : Can be controlled by On/Off

#### 4. 端子配置図

	_		 		
GND	1	1	0	64	φS
DO	2	1/0	1	63	φM
D1	3	1/0	1	62	VCC
D2	4	1/0	1	61	A1
D3	5	1/0	1	60	A0
D4	6	1/0	1	59	RD
D5	7	1/0	1	58	₩R
D6	8	1/0	1	57	cs *
D7	9	1/0	0	56	TRQ
常 RAD7	10	1/0	1/0	55	PAD7
★ RAD6	11	1/0	1/0	54	PAD6
<b>≭</b> RAD5	12	1/0	1/0	53	PAD5
<b>≭</b> RAD4	13	1/0	1/0	52	PAD4
常 RAD3	14	1/0	1/0	51	PAD3
★ RAD2	15	1/0	1/0	50	PAD2
≭ RAD1	16	1/0	1/0	49	PAD1
★ RADO	17	1/0	1/0	48	PADO
GND	18	1	0	47	PMPX
VCC	19	1	0	46	POE
RMPX	20	0		45	NC
ROE	21	0	0	44	PA11
RA9	22	0	0	43	PA10
RA8	23	0	0	42	PA9
NC	24		0	41	PA8
NC	25		1	40	TEST *
AGND	26	1		39	NC
ANALOG OUT	27	0	0	38	RA23
AVCC	28	1	0	37	RA22
SH1	29	0	0	36	RA21
SH2	30	0	0	35	RA20
0P0	31	0		34	NC
GND	32	1	1	33	1C *
GIID				30	

注:・本図はTOP VIEW

- ・\*印の端子はブルアップ抵抗でVCC にブルアップされています。
- (NC)は無接続端子を示す。(無接続にてご使用ください)

# 5. Pin Description

Φm (I): Master Clock. 8MHz.

 $\Phi$ s, SH1, SH2 (I): DA Converter Clock ( $\Phi$ s) and Synchronization Signals (SH1, SH2).

OPO (I): FM, ADPCM-A, ADPCM-B serial data output.

DO~D7 (I/O): 8bit bi-directional data bus. プロセッサとデータのやり取りをします。

 $\overline{\text{CS}}$ ,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ , A1, A0(I) : D0~D7 data bus control. (See next page)

IRQ (0): Interrupt signal. Open drain output.

ANALOG OUT (0): SSG部のanalog出力です。ソースフォロワ出力。

RADO~RAD7 (I/O): ADPCM-A音源用ROMアドレス出力及びROMからのデータ入力です。

 $RA8 \sim RA9$  (0) : ADPCM-A sound ROM address output.

RA20~RA23 (0) : ADPCM-A sound ROM bankswitching.

RMPX (0) : ADPCM-A sound ROM address (lower 10 bits, upper 10 bits) latch.

ROE (0): ADPCM-A音源用ROMのアウトプットイネーブル用です。

PADO~PAD7 (I/O): ADPCM-B音源用ROMのアドレス出力及びROMからのデータ入力です。

PA8~PA11 (0): ADPCM-B音源用ROMのアドレス出力です。

PMPX (0): ADPCM-B sound ROM address (lower 12 bits, upper 12 bits) latch.

\_\_\_\_ POE (0): ADPCM-B音源用ROMのアウトプットイネーブル用です。

IC (I): Initialization input.

TEST (I): Test input. GND, AGND (I): Ground pin.

VCC, AVCC (I): +5V power supply pin.

# ■ Data Bus Control

レジスタのアドレスやデータのリード、ライトなどのデータバスコントロールは、CS, RD, WR, A1, A0の各信号で行います。

   CS   	   RD	   WR	A1	A0	Addr. Range	   Description 			
     0	1 1	0	0	0	\$00 - \$28	   SSG,Timer,ADPCM-B,etc.addr.write 			
   	 				\$30 - \$B6	   FM channel 1,2 address write 			
     0	       1	       0	       0	       1	\$00 - \$28	   SSG,Timer,ADPCM-B,etc. data write 			
   		 	 		\$30 - \$B6	   FM channel 1,2 data write 			
     0	       1	       0	       1	       0	\$00 - \$2D	ADPCM-A address write			
   	     	     	 	 	\$30 - \$B6	FM channel 3,4 address write			
     0	       1	       0	       1	       1	\$00 - \$2D	   ADPCM-A data write 			
   	     	     	     	 	\$30 - \$B6	   FM channel 3,4 data write 			
   0  	   0  	   1  	   0  	0	\$XX	   Status O data read 			
   0  	   0  	   1  	   0  	   1 	\$00 - \$0D	   SSG data read 			
   0  	   0  	   1  	   1  	0	\$XX   Status 1 data read				
   1  	   X  	   X  	   X  	X     X	\$XX	   DO-D7 is high impedance 			

#### 6. Electrical Characteristics

1. Absolute Maximum Rating

   Item	   Rated Value 	Units
   Terminal Voltage   Operating Ambient Temp.   Storage Temp. 	   -0.3~7.0   0~70   -50.125	 

# 2. Recommended operating conditions

Item	Symbol	Minimum	Standard	Maximum	Units
Power supply voltage	   Vcc   GND 	   4.75   0 	   5.0   0	   5. 25   0 	

3. DC Characteristics ( $Vcc=5v\pm5\%$ ,  $Too=0\sim70^{\circ}C$ )

   I t	e m	   Symbol	Conditions	       Minimum	     Maximum	 
 	/oltage   All Input		     VIH	   	     2. 0	 
   Input Low Level Vo 	oltage   All Input	  ts	   VIL	   	  -0.3   	   0.8   V   
   クロック入力   HighLevel電圧 	φM 	 	 	 	  0	          
   クロック入力   LowLevel電圧 	φM 	 	 	     -0. 	  3	 
   入カリーク電圧 	$  \overline{\phi} \overline{M}, \overline{WR}, RD, AO, N$	 \1	   VIN=0~5\ 	 V   -10 	   10 	
   スリーステート入力   (オフ状態) 	電源   DO~D7 	 	 	  0~5V   -   	 -10     	   10   μA   
   出力HighLevel電圧 	   IRQを除く出力 	   VOH 	   IOH=0.4mA 	   2.4 	 	   V   
   出力LowLevel電圧 	全出力	   VOL 	   IOL=2mA 	   	   0.4 	   V   
   出カリーク電圧   (オフ状態) 	IRQ	 	   V0H=0~5\   	 V	   10   	
   アナログ出カ電圧       	ANALOG OUT	   VOA   	   最大音量   3音同時     RL=470Ω	 	 	  1.
     電源電流 		ICC			200	   mA     l
     プルアップ抵抗	RADO~RAD7, TES	ST   RPU		60	600	 

   入力容量 	   全入力 	   CI 	   f=1MHz 	   	10	   PF   
   出力容量 	   全出力 	   CO 	 	   	10	   PF   


# 4. AC Characteristics

	     記号	     条 件		     是士	     単位
	_  <u> </u>	* IT 	一		<del>  </del>
	     fc _	   (Fig. 1) 	   7.5  8 	 .0  { 	 
	 	    	   40 	   50 	   60   %   
   入力クロック立上り時間   φM 	     TCR _	   (Fig. 1) 	 	     30 	 
	     TCF _	   (Fig. 1) 	 	     30 	
	 ), A1	 TAS   (Fig. 2, 3) 	   10     _	 	   nS   
	 \1   TA _	 H  (Fig.2,3) 	   10   	 	
   チップセレクトライト幅   ( 	  S   	   TCSW   (Fig. 2) 	   380 	   	
   チップセレクトリード幅   C 	    	 TCSR		   	
   ライトパルス幅   WR 	     TWW _	   (Fig. 2) 	   380   	 	
   ライトデータセットアップ時間   	   DO~D7 _	   TWDS	   10 	    	
	 )∼D7   _	 TWDH	   30 	   	
	     TRW _	   (Fig. 3) 	   380   	 	
	 )∼D7   _	 TACC	     _	   	   380   nS   
	 ~D7   T _[	 RDH	   10     _	 	   nS   
   リセットパルス幅   IC 	     TI _	 CW  (Fig.4) 	   192     _	 	   Cycle   
   メモリーデータセット時間	 PADO~       	   TMDS   (Fig. 5, 6         		         	   nS       


   メモリーデータホールド        	   PAD7     PAD7     RAD0~     RAD7	~   	TMDH	       	   10       	       	         	   nS       
   アウトプット立上り時間                 	SH1, SH2   OPO     RMPX, ROE     RA8, RA9     RA20~     RADO~RAD7     PMPX, POE     PA8~PA11     PADO~     PAD7     \$\phi\$ s	TOR         	CL=100PF (Fig.	   7)   	                     	3	  00   r   	  S   -  -  -  -  -  -  -  -
   アウトプット立下り時間                 	SH1, SH2   OPO     RMPX, ROE     RA8, RA9     RA20~     RA23     RADO~RAD7     PMPX, POE     PA8~PA11     PADO~     PAD7	TOF           	CL=100PF(Fig.	   7)                   	                 	3	  00   r                 	  S    -  -  -  -  -  -  -


# 7. タイミング図


(タイミング図の設定は  $V_z=2.0V$ ,  $V_1=0.8V$ を基準とする。)




# 図5 ADPCM-A メモリーリードサイクル







#### 8. 外形図



DIMMENSIONS IN MM

# 9. Functional Overview (1)

# (a) Register Writing

When writing to the registers, first set the address, then send the data. (The order must always be address followed by data). However, if you're accessing the same address multiple times, you may write the address first and proceed to write the data register multiple times.

After writing to the address or data registers, you must wait before accessing them again. The wait time differs between address and data writes.

Wait Time

after addr. write	17 cycles
   after data write   	83 cycles

The number of cycles is based on the master clock.

# (B) ADPCM Register Initial Values

Cleared at initialization time (IC="0"), register initial values are as follows:


ADPCM-A			ADPCM-B		
ADDRESS	REGISTER	Init. Value	ADDRESS	REGISTER	Init.Value
00	   DUMP/ADPCM-A ON	   "00"	10   00	NTROL 1	"00"

			1	1	1 1
01	TOTAL LEVEL	 	<u></u>   11 	CONTROL 2	   ″00″   
02	   TEST 	/   ″00″ 	   12 	   START ADR (L) 	   "XX"   
08 0D	   OUTPUT SELECT   CHANNEL LEVEL	/   ″00″ 	13 	START ADR (H)	   "XX"   
10	     START ADR (L)	 	   14   <u></u>	   END ADR (L) 	   "XX"   
15 			   15	   END ADR (H)	   "XX"
18 1D	   START ADR (H)   	   ″00″ 	     19 	     Delta-N (L) 	 
20 25	   END ADR (L) 	   ″00″ 	   1A 	   DELTA-N (H) 	   "XX"   
28	     END ADR (H)	 	   1B 	   EG CONTROL 	   "XX"   
2D 	<u> </u>		   10 	   FLAG CONTROL 	   ″00″   

"XX" = undefined

# Functional Overview (2)

# ■ Register Address Allocation



(a) Read/Write Data(SSG)

ADDR.	D7	D6	D5	D4	D3	D2	D1	D0	COMMENT
00	   			Fine	Tune				Channel-A Tone Period
01	  ====== 			    		Coarse	e Tune		
02	   			Fine	Tune				     Channel-B Tone Period

03	  ===================================	  =====  	(	Coarse	Tune		
04	 	Channel-C Tone Period					
05	 	    	(	Coarse	Tune		
06	 	   :  	Period	d Conti	rol		Noise Period
07	    		/Tone			/Enable	
08	    	M		Level			Channel-A Amplitude
09	    	M		Level			Channel-B Amplitude
0A	    	M		Level I			Channel-C Amplitude
0B	Fine Tune						Envelop Period
00	Coarse tune						
OD	 	=====	CON	   ATT 	   ALT 	   HLD	Envelop Shape Cycle

# (B) Write Data (ADPCM-B)

ADDR.	D7 D6 D5 D4 D3 D2 D1 D0
10	
11	
12	
13	
14	
15	
16	    
17	    
18	    

19 	Delta-N(L) 
1A 	   Delta-N(H) 
1B 	EG Control
1C	   Flag Control   

# (c)

I-				I	
Write Da	ata (FM)				
ADDR.	D7 D6	D5 D4	D3 D2 D	)1 DO	COMMENT
21	     	Te	est		   LSI Test Data 
22	  ====== 	======	   LF0 	) 	   LFO Freq Control 
24	   	Tir	mer-A		   Timer-A upper 8 bits 
25	  ====== 		 ===== Ti  _	mer-A	   Timer-A lower 2 bits 
26	   	Tir	mer-B		   Timer-B Data 
27	   Mode     	Reset B A	   Enable	Load   B A	   Timer-A/B Control and   2 CH Mode 
28				   Key-ON/OFF 	
29 <b>~</b> 2F	  ====== 				
31 <b>~</b> 3E	  ====  	DT	   MULTI 		   Detune/Multiple 
41~4E	  ====    _		TL		   Total Level 
51∼5E	   KS   	 ===   _	AR		   Key Scale/Attack Rate 
61 <b>~</b> 6E	   AM  ====   _	 ====  	DR		   AMON/Decay Rate 
71 <b>~</b> 7E	  ====== 	 ====  	SR		   Sustain Rate 
81 <b>~</b> 8E	 	SL 	   RR 		   Sustain Level/Release Rate 
91 <b>~</b> 9E	  ====== 	======	   SSG- 	-EG   	   SSG-Type Envelop Control 
A1, A2	   	F-N:	um 1		     F-Numbers/Block 

11/14/2018, 2:42 PM 15 of 23

A5, A6	=====  	Block	F-Num 2   		
A9, AA	   	2 CH * F-N	    	2 CH - 2 Slot	
AD, AE	  ======  	2CH*Block	   2CH*F-Num2  	F-Numbers/Block   	
B1, B2	  ======  	FB	   Connect   	Self Feedback/Connection	
B5, B6	   L   R     _	AMS  ==	   PMS   	LR SEL./AM, PM SENS	

X Internal register address use

   slot 	   1 	   2 	3   3	4
ch1, ch3	*1	*5	*9	*D
				*E
ch2, ch4	*2	*6	*A	

# (d) Write Data (ADPCM-A)

D7 D6 D5 D4 D3 D2 D1 D0	COMMENT
DM  ====  AON	Dump/ADPCM-A ON
======  ATL	ADPCM-A Total Level
Test	LSI Test Data
L   R  =====   AC L	Output Select Channel Level
Start ADDR. (L)	Start Address
Start ADDR. (H)	
End ADDR. (L)	End Address
End ADDR. (L)	
	DM   ====

(e) Read Data

ADDR. COMMENT



Functional Overview (3)

# ADPCM-A Register Functions and Descriptions

# DUMP/ADPCM-A ON (\$00)

   D7   	D6	   D5	D4	D3	D2	D1	D0
   DM   				AON			 

DM :"1"の時音をdump, produces a sound when "0".

AON : Specify ADPCM-A channel control bits.

ADPCM-A Total Level (\$01)

   D7   	D6	D5	D4	D3	D2	D1	DO
     	 			ATL			

ATL :ADPCM-A volume is set between 0  $\sim$  -47.25dB in steps of 0.75dB. all "1" equals 0 dB.

TEST (\$02)

This address is provided to test the LSI. Usually all "0".

Output Select/Channel Level (\$08-0D)


   D7	   D6 	D5	D4	D3	D2	D1	DO
   L 	   R 			A	CL		


L : When "1", outputs to Left channel. R : When "1", outputs to Right channel.

ACL :Each channel's level is 0  $\sim$  -23.25dB in steps of 0.75dB.

all "1" = 0 dB

Start Addr. L/H ( $$10 \sim 15/$18 \sim 1D$ )





\* \$18  $\sim$  1D's D4  $\sim$  D7 values and \$28  $\sim$  \$2D's D4  $\sim$  D7 values must be the same.

# ■ADPCM-A Synthesis Process

   Address 	   Data 	
     \$1C	     \$3F 	   Default   Mask Flags AO-A5 (flag reset) 
\$1C	\$00	Enable flags
\$01	\$3F	Total Level setting (Maximum)
\$08-\$0D	\$DF	Channel Level setting (Maximum)
	İ	
\$10–\$15	\$XX	Memory address start (L)
\$18-\$1D	\$XX	Memory address start (H)
\$20–\$25	\$XX	Memory address end (L)
	İ	
\$28-\$2D	\$XX	Memory address end (H)
   Initalize   Synthesis	   	
   \$00           	   \$XX         	AONビットが "1"になるのに同期して各チャンネルの   合成開始(DM bit = "0")。

#### ■ADPCM-A Sound Source

   Chan. 	   AON bit 	Output Select	Start   Address 	End   Address 	  End Synth. 	   Flag   
   1 	   DO	\$08	   \$10/\$18 	   \$20/\$28 	   FLAG 	AO
   2 	   D1 	\$09 	   \$11/\$19 	   \$21/\$29 	   FLAG 	   A1   
   3 	   D2 	\$0A	   \$12/\$1A 	   \$22/\$2A 	   FLAG 	A2   
   4 	   D3 	\$0B	   \$13/\$1B 	   \$23/\$2B 	   FLAG 	A3   
   5 	   D4 	\$0C	   \$14/\$1C 	   \$24/\$2C 	   FLAG 	   A4   
   6 	   D5 	\$0D	   \$15/\$1D 	   \$25/\$2D 	   FLAG 	   A5   

Functional Overview (4)

#### ■ADPCM-B Register Functions and Descriptions

Control 1 (\$10)

D7 D6 D5 D4 D3 D2 D1 D0 START - - REPEAT - - - RESET

ADPCM-B Start, Control external memory access

RESET : 実行中に"1"とすると初期状態に戻る。但し、REPEATは"0"。 REPEAT: When "1", repeats ADPCM-B output from the same addresses. START: When "1", ADPCM-B output begins.


# Control 2 (\$11)

D7 D6 D5 D4 D3 D2 D1 D0 L R - - - - -


L : When "1", output to Left channel  $% \left( 1\right) =\left( 1\right) \left( 1\right)$ R: When "1", output to Right channel

Start Address L/H (\$12/\$13)


D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 | 0 0 0 0 0 0 0



End Address L/H (\$14/\$15)



Delta-N L/H (\$19/\$1A)




The sampling rate for ADPCM-B is specified like so:

$$f. = \frac{\Delta N}{256} * 55.5 [KHz]$$

(Translator's note: The original document I translated had division by 216.)

# EG Control (\$1B)



ADPCM-B Output Level Control

Flag Control (\$1C)

_																
1		- 1		- 1				- 1		- 1		- 1		- 1		- 1
:	<b>-</b> -	-	ь.	-	<b>D</b> E	- 1	D.4	-	ь.	-	ь.	-	D.4	-	ъ.	-
	υ <i>1</i>		D6		D5		D4	- 1	D3		D2	- 1	וט		DO	

l							
MSK		MSK	MSK	MSK	MSK	MSK	MSK
ÌВ	ĺ _ ĺ	A5	A4	A3	A2	A1	A0
İ	İi		İ		İi	İi	i

ADPCM Flag Control

When MSK bit = "1", the corresponding flag in Status 1 is "0".

# ■ADPCM-B Synthesis Process

Addr.	Data	Comment
     \$1C	\$80	Default Mask Flag B (Reset flags)
   \$1C 	   \$00   	Enable flags
   \$10 	\$00     \$00	Enable ADPCM-B output
   \$11 	   \$CO   	L and R channel output
   \$12 	   \$XX   	Memory start address (L)
   \$13 	   \$XX   	Memory start address (H)
   \$14 	   \$XX   	Memory end address (L)
   \$15 	   \$XX   	Memory end address (H)
   \$19 	   \$BA   	Sampling Rate 16 KHz (∠N=18874)
   \$1A 	   \$49   	
   \$1B   	   \$FF   	Set the output level (Maximum) Synthesis Initiation
   \$10   	\$80     (/\$90)	
     (\$10)   (\$10)	(\$80) (\$01)	Synthesis FLAG Bが "1"となり合成終了を指示するまで待機。 (Cancel repeat.) (Force stop synthesis.) Synthesis End
\$10 	\$00 	Stop ADPCM-B output. Clear register \$10

(Translator's note: The first entry in "Sampling Rate 16 KHz was "xx". 18874 = \$49BA)

Functional Overview (5)

# ■ LFO Register Function and Description

# LFO Frequency (\$22)

   D7 	D6	D5	D4	D3	   D2 	D1	D0
 			=====	LFO ON	   FREQ 	CONT	   

	FREQ CONT	   0		2	3	4	   5	6	7
	freq (Hz)	3. 98 	5. 56   	6. 02	6. 37   	6. 88	9.63 	48. 1 	72. 2 

FREQ CONT : Value is set based on the 8 values in the above table.

LFO ON : When "1", LFO is on.

# PMS/AMS/LR (\$B5 - \$B6)

   D7 	   D6 	   D5 	D4	   D3 	D2	D1	D0
   L 	   R 	AMS		 		PMS	

PMS : Control phase modulation (based on table below).

AMS : Control amplitude modulation (based on table below).

L,R : Specify Left/Right channel output.

   PMS	   0 	   1 	   2	3	   4 	   5 	   6 	   7 
  Diff. (Cents)	     0 	    ±3.4	  ±6.7	±10	     ±14 	    ±20 	    ±40 	    ±80 

   AMS	   0 	   1 	   2	   3   
			5.9	
Diff. (dB)	0	1.44		11.8

# Decay Rate/AMON (\$61 - \$6E)

     D7 	   D6	D5	D4	D3	D2	D1	DO
   AMON 	  ====== 	    			DR*		

\*DR : Decay Rate

AMON : Control amplitude modulation for each slot. On when "1".

#### Functional Overview (6)

# ■ Status Read

Status 0 (Read) (\$XX)

   D7 	   D6 	D5	D4	D3	D2	   D1 	   DO   
   BUSY 	  ======   	======	======	=====		   FLAG   TB	   FLAG     TA   

When DO, D1 are "1", IRQ is "0".

: Set to "1" when Timer A has finished/expired. : Set to "1" when Timer B has finished/expired. FLAG TB

BUSY : データをレジスタにロード中 "1" になる。

# Status 1 (Read) (\$XX)

   D7 	   D6   	D5	D4	   D3 	D2	D1	   DO   
   FLAG   B	  =====    				FLAG		: :

FLAG A0  $\sim$  A5 : Set to "1" when each ADPCM-A channel reaches its end address. FLAG B : Set to "1" when ADPCM-B has reached the end address.

# Additional Information from Others

- ・ADPCM-A部のADPCM音源は、YM2608に内蔵しているリズム音源部 に外付けROMのアドレス指定が、出来るようになったもののようで 音の出し方や、ボリュームのステップ等は、リズム音源と同等らしいです。
- ADPCM-B seems to be the same as the ADPCM in the YM2608.
- There is a second version of the YM2610, some call it the YM2610B. The B version has 6 FM channels as opposed to 4.

[E0F]