OKI Semiconductor

MSM6295

4-CHANNEL MIXING ADPCM VOICE SYNTEHSIS LSI

GENERAL DESCRIPTION

The Oki MSM6295 is a 4-channel mixing ADPCM voice synthesis LSI which is fabricated using using Oki's low power CMOS silicon gate technology.

The MSM6295 can access an external ROM, where speech or sound effects effects data is stored. The maximum external ROM size is

256K bytes.

The MSM6295 has a 4-channel synthesis stage which allows the simultaneous playback of four different channels. It is used to have a voice with BGM (Back Ground Music) effect, instrumental sound, echo etc.


FEATURES

- Oki straight ADPCM algorithm
- Number of bits/sample: 4
- 18 address lines for external ROM
- 8-bit control bus for mode setting
- External memory capacity 2Mbit
- Interface with common CPU and MPU
- Clock frequency: 1 MHz to 5 MHz
- Sampling frequency:


6.5 kHz and 8 kHz (@1.056 MHz clock) 25.6 kHz and 32 kHz (@4.224 MHz clock)


- Number of words: 127 maximum
- Vocalization time: 60 sec maximum
 (@8 kHz, straight)
- Built-in DA converter: 12-bit
- DA output format: A-class
- Voice level attenuation: 0dB ~ -24dB on each channel (9 steps)
 -3dB/step
- Low power CMOS process
- 5 V single power supply
- 44 pin plastic QFP (QFP44-P-910-V1K) (QFP44-P-910-K)
- 42 pin plastic DIP (DIP42-P-600)

BLOCK DIAGRAM



PIN CONFIGURATION





ELECTRICAL CHARACTERISTICS

• Absolute Maximum Ratings

Parameter	Symbol	Conditions	Value	Unit
Power supply voltage	V _{DD}	Ta = 25°C	-0.3 ~ +7.0	V
Input voltage	Vin	Ta = 25°C	-0.3 ~ V _{DD} +0.3	V
Storage temperature	T _{stg}	_	~55 ~ +150	°C

• Recommended Operating Conditions

Parameter	Symbol	Conditions	Value	Unit
Power supply voltage	V _{DD}	V _{SS} = 0V	4.5 ~ +5.5	V
Operating temperature	Top	Vss = 0V	-40 ~ +85	°C
Oscillation frequency	fosc	V _{SS} = 0V	1 ~ 5	MHz

• DC Characteristics

 $(V_{DD} = 4.5 \sim 5.5 V, V_{SS} = 0 V, Ta = -40 \sim +85 °C)$


Davameter	Sambal	Symbol Conditions		Limits			
Parameter	Symbol Conditions		Min.	Тур.	Max.	Unit	
"L" input current	lıı	V _{IL} = V _{SS}	-10	_			
"H" input current	Iн	V _{IH} = V _{DD}	-	<u> </u>	10	μA	
"L" input voltage	V _{IL}	_	_		0.8		
"H" input voltage	V _{IH}		2.4	_		V	
"L" output voltage	Vol	I _{OL} = 0.8 mA			0.45	.,	
"H" output voltage	V _{OH}	I _{OH} = -40 μA	3.7	_	_	٧	
Output leakage current	ILO	$V_{SS} \leq V_{OUT} \leq V_{DD}$	-10	_	10	μA	
Operating current	I _{DD}	fosc = 5.0MHz	T -	5	10	mA	
DA output relative error	V _{DAE}	No load	-	_	20	mV	
DA output impedance	R _{DA}		-	15	_	kΩ	

AC Characteristics

 $(V_{DD} = 4.5 \sim 5.5 \text{V}, V_{SS} = 0 \text{V}, Ta = -40 \sim +85 °C)$

Parameter	Symbol	Min.	Тур.	Max.	Unit
Clock cycle	tcyc	200		- IVIGA.	ns
Clock duty cycle	f _{DUTY}	40	50	60	%
RESET pulse width	t _{REL}	100	-		ns
CS pulse width	t _{CSL}	250		 _	ns
WR pulse width	twrL	200	_		ns
RD pulse width	t _{RDL}	300			ns
RESET fall to CS fall	t _{RC}	250		 	ns
CS fall to WR fall	tcwL	50		 	ns
WR raise to CS raise	tcwn	0		 	ns
Data set up time of I ₀ -I ₇ in respect to WR raise	tsi	80		 	ns
Data hold time of I ₀ -I ₇ in respect to WR raise	t _{HI}	80		 _	ns
RD fall to stable output of I ₀ -I ₃	t _{RIZO}	- 1	_	120	ns
RD raise to flow status output of I ₀ -I ₃	t _{RIOZ}	0		120	ns
CS fall to RD fall	t _{CRL}	20		120	IIS
RD raise to CS raise	t _{CRH}	0		 _ 	ns
Address stable (A ₀ -A ₁₇) to data input of D ₀ -D ₇	t _{AD}			5•t _{CYC} +90	ns

• Timing Chart



PIN DESCRIPTION

Pin symbol	Pin No.	I/O	Functio	n					
lo	37	1/0	Instruction bus and condition outputs						
11	38	1/0	These terminals are inputs for phrase specification. Maximum number						
12	39	1/0	of phrases is 127. I ₀ ~I ₃ terminals are also outputs of the operating						
l ₃	40	1/0	state, busy state, for channels 1~4 and are further used to select the						
14	41	1	channel attenuation rate.						
15	42	1							
16	43	1							
17	44	1							
WR	3	I	Write enable input						
			Data is written on the data bus of Io~I	7. The data is wi	ritten when WR				
			goes low.						
RD	2	ŀ	Read enable input						
			The output busy state of channels 1~	4 on the data bus	of I ₀ ~I ₃ . Can				
			be read using this input. A high level	indicates busy.					
ČS	4	l	Chip select input	,					
			Input "L" level either when WR signal	is input or when	RD signals is				
			input.						
RESET	8	1	Reset input	Reset input					
			Reset condition is available by inputting "L" level.						
			All functions are suspended during re	eset.					
A ₀	18	t	Address outputs						
t	1	ł	These terminals are to address the ex	kternal ROM in w	hich voice data				
A ₁₇	35	1	is stored.						
D_0	9	1	Voice data inputs						
ł		ı							
D ₇	16	t							
SS	7	1	Sampling frequency select input						
			When oscillation frequency is 1.056 I	MHz or 4.224 MH	lz, the following				
			choices are available by inputting "H"	level or "L" level i	to SS.				
				SS = "H"	SS = 'L"				
			Oscillation frequency 1.056 MHz	Oscillation frequency 1.056 MHz 8 KHz 6.5 KHz					
			Oscillation frequency 4.224 MHz	32 KHz	25.6 KHz				
DA ₀	36	0	Voice synthesis output						
		l	Voice synthesized analog signal is ou	tput from this ter	minal.				
XT	5	1	Crystal oscillator terminal						
XT	6	0	Same as above						
V _{DD}	17	1	Power supply terminal						
V _{SS}	1	ı	Ground						

FUNCTION EXPLANATION

1. Phrase Selection

Phrases are specified and read into the 2 byte data which consists of $I_0 \sim I_7$ data bus.

The phrase selection data is latched when \overline{WR} goes high while \overline{CS} is low (L).

The format of the phrase specification input is as follows.

	I,	i _e	l _s	I ₄	l ₃	l ₂	l,	I _o	
1st Byte	1			Phrase sele	ection data				
2nd Byte		Channel sp	Channel specification Reduction specification						

As shown in the above chart, I_7 of the first 1 data byte is always 1. $I_0 \sim I_6$ of the first 1 data byte specifies the phrase. Phrase selection data has a selection of 127 phrases which corresponds to $0000001 \sim 11111111$. The

phrase selection data is used for to $A_3 \sim A_9$ address outputs, and they specify both start and stop address which are stored in the external ROM.

Relation between Phrase Selection Data and ROM Address

Phrase selection data	_	l _e	l ₅	I,	l ₃	l ₂	I,	I _o	_	_	-
External ROM address	A ₁₇ ~A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	Α,	A ₀
Selection Not valid Phrase 1 Phrase 2 Phrase 3	0~0 0~0 0~0 0~0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0 0	0 0 0 0	0 0 0	0 0 0 0	0 0 0	0 0 0
Phrase 127	0~	1	1	1	1	1	1	1	0	0	0

^{*} Phrases cannot be specified with all inputs = "0"

The second byte of data specifies the synthesis operation channel as well as specific channel reduction of the synthesized playback. The channel selection format is shown below.

It is not possible to specify multiple channels at the same time. For example, it is not possible to specify channel 1 and channel 3 simultaneously.

Channel Specification

Channel	I,	I ₆	I ₅	I ₄
1	0	0	0	1
2	0	0	1	0
3	0	1	0	0
4	1	0	0	0

REDUCTION SELECTION

All 0's is considered as 0 dB of the analyzed sound itself. The reduction is made through

9 levels from about 0 dB to - 24 dB with the steps of about - 3 dB. Reduction format is shown below.

Reduction Specification

Attenuation level	l ₃	l ₂	i,	I _o
0 dB	0	0	0	0
−3.2 dB	0	0	0	1
−6.0 dB	0	0	1	0
9.2 dB	0	0	1	1
-12.0 dB	0	1	0	0
−14.5 dB	0	11	0	1
-18.0 dB	0	1	1	0
-20.5 dB	0	1	1	1
-24.0 dB	1	0	0	0

2. Voice Synthesis Channel Suspension

Voice synthesis operation of any channel can be suspended. Channel suspension is controlled by bits $I_3 \sim I_6$ of data byte $I_0 \sim I_7$. To suspend a channel, make $I_7 = 0$, while $I_3 \sim I_6$ represent the channels which should be sus-

pended.

Channel suspension occurs even if multiple channels are selected. For example, if $I_3 \sim I_6$ are all 1 and $I_7 = 0$, then channels $1 \sim 4$ are suspended simultaneously.

Suspended channel	l,	I ₆	I ₅	I ₄	l ₃	١	l,	I _o
1	0	0	0	0	1	Х	χ	Χ
2	0	0	0	1	0	X	Χ	Х
3	0	0	1	0	0	Х	Х	X
4	0	1	0	0	0	Х	Χ	Χ

3. Data ROM

1) ADDRESS DATA

This specifies start and stop address of ADPCM speech data. One phrase start and end address consists of 8 bytes. The first 3

bytes show start address while the last 3 bytes show stop address. The other 2 bytes are empty.

By selecting the first address in which the start address is stored, the selected speech data is played back.

Address	0
	1
	2
	3
	4
	5
	6
	7

SA,
SA ₂
SA ₃
EA,
EA ₂
EA ₃
EMPTY
EMPTY

Start address $(SA_1 \sim SA_3)$ and stop address $(EA_1 \sim EA_3)$ are stored according to the chart

shown below.

SA₁/EA, SA₂/EA₂ SA₃/EA₃


D ₇	D_6	D_5	D_4	D_3	D_2	D ₁	D _o
0	0	0	0	0	0	A ₁₇	A ₁₆
A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈
A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	Α,	A ₀

2) ADPCM SPEECH DATA

ADPCM speech data consists of (2) 4-bit samples. So, 1 byte stores 2 samples. Data arrangement proceeds from higher rank bits $(D_4 \sim D_7)$ to lower rank bits $(D_0 \sim D_3)$. The storage of speech data should always be


ended with the lower rank bit. So, always store an even number of samples.

Speech data is produced by Speech Development Tools ASE-88 or AR76-202.



3) DATA ROM STRUCTURE

The following chart shows the memory map of the source data ROM.



When the maximum 127 phrases are selected in address data section, the data is written up to ROM address 003FFh.

When 1 phrase is selected, address data is written from ROM address 00008h to 0000Fh, and the rest is used as the ADPCM data section.


FUNCTIONAL DESCRIPTION

1. Phrase Selection Input

This procedure is to input phrase selection data onto the data bus inputs $I_0 \sim I_7$. The data is latched internally when \overline{WR} rises from "L"


to "H", while \overline{CS} remains "L".

Voice synthesis operation does not start till the second byte is fully latched.



Note: Phrase selection is from channel 1 to channel 4 continuously.

*1 An interval of 75 T_{CYC} (max.) is needed between phrases.




Note: *2 Oscillation frequency = 1.056 MHz SS = "L"

Voice synthesis playback can be started from any channel, 1 to 4. The arrangement of each channel can be in any order.

The second byte of the phrase selection data contains the phrase attenuation data in bits D0 - D3. Synthesized data is attenuated in -3 dB steps from 0 dB to -24 dB.


2. Attenuation of Synthesized Speech



3. Speech Synthesis Channel Suspension

This is accomplished by writting synthesis channel suspension data onto data bus inputs $I_3 \sim I_7$. The data is latched internally when \overline{WR} goes from "L" to "H" while \overline{CS}

remains active (L). Since synthesis suspension data is 1 byte data, synthesis operation is suspended right after the rising edge of WR. Multiple channels can be specified, making it possible to suspend channels 1~4 simultaneously.




Note: * Oscillation frequency = 1.056 MHz SS ≈ "L"


4. Reading the Busy Status

While \overline{CS} is "L" and \overline{RD} is "L", each operation

state, the busy state of channels $1{\sim}4$ is output on $I_0{\sim}I_3$. "H" is output during synthesized playback.



5. Start and Stop of 1 Channel




Start and Stop of Single Channel

When a single channel (either of channels 1-4) starts again after it has stopped, the first write for start must be input with a delay of more than one sample rate from the stop write as shown in the figure above. When stop is entered, voice playback stops at the

next sample and BUSY becomes "L".

When start is entered again, voice is output after 48 x n clocks from the second byte write. BUSY becomes "H" after 15 x n clocks internally.



Start and Stop in Multiple Channels

When channels are operating, the first byte write for start must be input with a delay of more than one sample rate from stop write.

The channel where stop was input, stops at every sample.

Voice off the channel where stop was again

input is output after a maximum 2 samples = 15 x n clocks from the preceding sample point.

BUSY becomes "H" during the 48 x n clock time.

6. Application Circuit

