


R6502 IP Core Specification

Author: Jens Gutschmidt opencores@vivare-services.com

Rev. 0.7 September 15, 2018





This page has been intentionally left blank.



Revision History

iv

Rev.	Date	Author	Description
0.1	12/18/06	Jens	First Draft
		Gutschmidt	
0.2	01/02/07	Jens	Pictures of FSM's
		Gutschmidt	
0.3	08/20/08	Jens	- Tables and timing diagrams
		Gutschmidt	- Deleting pictures of FSM
0.4	10/01/08	Jens	- New ideas for timing diagrams
		Gutschmidt	
0.5	01/02/09	Jens	- Textual changes / spell checking
		Gutschmidt	- Insert R6502_TC block diagram
0.6	02/01/09	Jens	- Work on Timing Diagrams
		Gutschmidt	
0.7	11/09/18	Jens	- Work on Timing Diagrams
		Gutschmidt	- Corrected all branch descriptions (page
			crossing computed wrong)
			- PHP writes always E&B = '1'to stack
			- Adding Interrupt section
			- Adding ADC / SBC Decimal Mode



Contents

1	INTRODUCTION	1
2	ARCHITECTURE	2
3	OPERATION	6
AI	OC	
	VD	
	SL	
	CC	
	CS	
BE	EO	i
BI'	$ ilde{T}$	
BN	MI	i
BN	VE	Ì
BF	PL	
BK	RK	
BV	/C	Ì
BV	/S	i
CI	LC	2
CI	LD	2
CI	<i>I</i>	
	LV	
CN	MP	
CF	DY	2
CF	PY	2
DI	EC	2
DI	EX	2
	EY	
EC	OR	2
IN	C	2
	<i>X</i>	
	Y	
	<i>IP</i>	
	R	
	OA	
	DX	
	DY	
	'R	
	OP	
	RA	
	HA	
	HP	
	A	
	<i>P</i>	
	DL	
RC	OR	



	RTS	
	SBC	
	SEC	
	SED	
	SEI	
	STA	
	STY	
	TAX	
	TAY	
	TSX	
	TXA	
	TXS	
	<i>TYA</i>	
4	REGISTERS	41
	List of Registers	41
	PSW – Description	
5	CLOCKS	
6		
	NMI	
	IRQ	
	BRK	
A	PPENDIX A	45
A	DC/SBC DECIMAL MODE	45
т	IMING DIAGRAMS	47
1		
	ADC, SBC	
	AND, BIT, CMP, CPX, CPY, EOR, LDA, LDX, LDY, ORA	
	BCC, BCS, BVC, BVS, BPL, BMI, BEQ, BNE	
	BRK	
	ASL, LSR, ROL, ROR, DEC, INC	
	JMP	
	JSR	
	NOP, TXS	
	PLA. PLP.	
	PHA, PHP	71
	RTI	72
	RTS	
	STA, STX, STY	
I	NSTRUCTION TABLE	1
		_
IND	EX	2
Tva	n on Evayana	
LIS	T OF FIGURES	
E:	(1) (502 1.4 - 4 - 4	2
Figi	are (1): 6502 architecture	
Figu	ure (2): R6502_TC IP core architecture	5
Figu	are (3): ADC, SBC – Timing Diagram "Immediate"	48
Fior	are (4): ADC, SBC – Timing Diagram "Zero Page"	48
_		
Figu	are (5): ADC, SBC – Timing Diagram "Zero Page, X"	49

Figure (6): ADC, SBC – Timing Diagram "Absolute"	49
Figure (7): ADC, SBC – Timing Diagram "Absolute, X" – no page crossing	50
Figure (8): ADC, SBC – Timing Diagram "Absolute, X" – page crossing	50
Figure (9): ADC, SBC – Timing Diagram "Absolute, Y" – no page crossing	51
Figure (10): ADC, SBC – Timing Diagram "Absolute, Y" – page crossing	51
Figure (11): ADC, SBC – Timing Diagram "(Indirect, X)"	52
Figure (12): ADC, SBC – Timing Diagram "(Indirect), Y" – no page crossing	52
Figure (13): ADC, SBC – Timing Diagram "(Indirect), Y" – page crossing	53
Figure (14): AND, CMP, CPX, CPY, EOR, LDA, LDX, LDY, ORA – Timing Diagram "Imme	
Figure (15): AND, BIT, CMP, CPX, CPY, EOR, LDA, LDX, LDY, ORA – Timing Diagram Page"	
Figure (16): AND, CMP, EOR, LDA, LDY, ORA – Timing Diagram "Zero Page, X"	55
Figure (17): AND, BIT, CMP, CPX, CPY, EOR, LDA, LDX, LDY, ORA – Timing Di "Absolute"	_
Figure (18): AND, CMP, EOR, LDA, LDY, ORA – Timing Diagram "Absolute, X" – no crossing	
Figure (19): AND, CMP, EOR, LDA, LDY, ORA – Timing Diagram "Absolute, X" – page cross	sing 56
Figure (20): AND, CMP, EOR, LDA, LDX, ORA – Timing Diagram "Absolute, Y" – no crossing	
Figure (21): AND, CMP, EOR, LDA, LDX, ORA – Timing Diagram "Absolute, Y" – page cross	sing 57
Figure (22): AND, CMP, EOR, LDA, ORA – Timing Diagram "(Indirect, X)"	58
Figure (23): AND, CMP, EOR, LDA, ORA - Timing Diagram "(Indirect), Y" - no page crossing	g 58
Figure (24): AND, CMP, EOR, LDA, ORA – Timing Diagram "(Indirect), Y" – page crossing	59
Figure (25): BCC, BCS, BVC, BVS, BPL, BMI, BEQ, BNE – Timing Diagram "no branch, page"	
Figure (26): BCC, BCS, BVC, BVS, BPL, BMI, BEQ, BNE – Timing Diagram "no branch, dispage"	
Figure (27): BCC, BCS, BVC, BVS, BPL, BMI, BEQ, BNE – Timing Diagram "branch, same	
Figure (28): BCC, BCS, BVC, BVS, BPL, BMI, BEQ, BNE – Timing Diagram "branch, diagram"	
Figure (29): BRK – Timing Diagram "Implied"	62
Figure (30): ASL A, LSR A, ROL A, ROR A – Timing Diagram "Immediate"	63
Figure (31): ASL, LSR, ROL, ROR, DEC, INC – Timing Diagram "Zero Page"	63

Figure (32): ASL, LSR, ROL, ROR, DEC, INC – Timing Diagram "Zero Page, X"	64
Figure (33): ASL, LSR, ROL, ROR, DEC, INC - Timing Diagram "Absolute"	64
Figure (34): ASL, LSR, ROL, ROR, DEC, INC - Timing Diagram "Absolute, X"	65
Figure (35): CLC, CLD, CLI, CLV, DEX, DEY, INX, INY, SEC, SED, SEI, TAX, TAY, TSX, TYA – Timing Diagram	
Figure (36): JMP – Timing Diagram "Absolute"	67
Figure (37): JMP – Timing Diagram "Indirect"	67
Figure (38): JSR – Timing Diagram	68
Figure (39): NOP, TXS – Timing Diagram	69
Figure (40): PLA, PLP – Timing Diagram "Implied"	70
Figure (41): PHA, PHP – Timing Diagram "Implied"	71
Figure (42): RTI – Timing Diagram "Implied"	72
Figure (43): RTS – Timing Diagram "Implied"	73
Figure (44): STA, STX, STY – Timing Diagram "Zero Page"	74
Figure (45): STA, STY – Timing Diagram "Zero Page, X"	74
Figure (46): STX – Timing Diagram "Zero Page, Y"	75
Figure (47): STA, STX, STY – Timing Diagram "Absolute"	75
Figure (48): STA – Timing Diagram "Absolute, X"	76
Figure (49): STA – Timing Diagram "Absolute, Y"	76
Figure (50): STA – Timing Diagram "(Indirect, X)"	77
Figure (51): STA – Timing Diagram "(Indirect), Y"	77
LIST OF TABLES	
Table (1): ADC – Short Reference	7
Table (2): AND – Short Reference	8
Table (3): ASL – Short Reference	9
Table (4): BCC – Short Reference	10
Table (5): BCS – Short Reference	11
Table (6): BEQ – Short Reference	12
Table (7): BIT – Short Reference	13
Table (8): BMI – Short Reference	14



Table (9): BNE – Short Reference	15
Table (10): BPL – Short Reference	16
Table (11): BRK – Short Reference	17
Table (12): BVC – Short Reference	18
Table (13): BVS – Short Reference	19
Table (14): CLC – Short Reference	20
Table (15): CLD – Short Reference	20
Table (16): CLI – Short Reference	21
Table (17): CLV – Short Reference	21
Table (18): CMP – Short Reference	22
Table (19): CPX – Short Reference	22
Table (20): CPY – Short Reference	23
Table (21): DEC – Short Reference	23
Table (22): DEX – Short Reference	24
Table (23): DEX – Short Reference	24
Table (24): EOR – Short Reference	25
Table (25): INC – Short Reference	26
Table (26): INX – Short Reference	26
Table (27): INY – Short Reference	27
Table (28): JMP – Short Reference	27
Table (29): JSR – Short Reference	28
Table (30): LDA – Short Reference	28
Table (31): LDX – Short Reference	29
Table (32): LDY – Short Reference	29
Table (33): LSR – Short Reference	30
Table (34): NOP – Short Reference	30
Table (35): OR – Short Reference	31
Table (36): PHA – Short Reference	31
Table (37): PHP – Short Reference	32
Table (38): PLA – Short Reference	32
Table (39): PLP – Short Reference	32
Table (40): ROL – Short Reference	33
Table (41): ROR – Short Reference	

Table (42): RTI – Short Reference	34
Table (43): RTS – Short Reference	34
Table (44): SBC – Short Reference	34
Table (45): SEC – Short Reference	35
Table (46): CLD – Short Reference	35
Table (47): SEI – Short Reference	36
Table (48): STA – Short Reference	36
Table (49): STX – Short Reference	37
Table (50): STY – Short Reference	37
Table (51): TAX – Short Reference	
Table (52): TAY – Short Reference	38
Table (53): TSX – Short Reference	38
Table (54): TXA – Short Reference	
Table (55): TXS – Short Reference	39
Table (56): TYA – Short Reference	



1 Introduction

The Central Processing Unit (CPU) 6502 was introduced at 1976 by Commodore Computers. It is an 8 Bit processor which is well known worldwide. The also most known computer system in the 70s/80s was the APPLE based on this famous 6502.


In this century building of little computer systems based on an 8 Bit architecture is easier than ever before. Many CAD/CAM tool are existing on the market to give you help to do this job.

In the last decade the technology give us more and more possibilities to reach our dreams – higher, faster, wider. FPGA's (Field Programmable Gate Arrays) and CPLD's (Complex Programmable Logic Devices) are coming up. They shortening the time of development, simulation and verification of such systems dramatically. On the other hand stands the rising complexity of designs and well knowing of desired description languages – VHDL (Very high scale integration Hardware Description Language) or Verilog.

Many operations and functions of computer tasks aren't need really the power of "modern" processors today like Intel's Pentium. Nevertheless it is not usable – some times also impossible - to build simple systems with discrete IC's. The necessity of flexibility compel us the using of high tech parts and tools...to build a "simple" system.

The using of standard IP's (Intellectual Properties) is the key to reach that goal.

Now talking about the specification of the **6502 True Cycle Core IP**. Written in VHDL but developed with Mentor's HDL Designer. The 6502 is very easy to handle for people were have experience with other cpu's. Also suitable for beginners who will learning to build her own first cpu system.



2 Architecture

The following figure shows the internal architecture of the Commodore's 6502.





Figure (1): 6502 architecture



First, for more clearance and better understanding of the **6502 True Cycle Core IP** let me summarize the most important quality of Commodore's 6502.

This architecture based on asynch logic. The two phase clock is a special attribute of that. The Data Bus is only active while clock phase PH1 is "1" for reading and writing (PH0 is "0"). All transfers of data are occur at active phase of PH1.

The whole 6502 is fully statically, so all registers holding her values if the clocking will be going to D.C. Internally all operation of 16 Bit are split into two 8 Bit busses. This is very interesting and causes one more clock cycle in some operations (see "PCL", "PCH" -> Program Counter Low/High) which can operate over page boundaries.

Address lines are 16 Bit wide. 65.536 addresses for byte access are possible. There are no differences exist between memory and I/O cycles. All I/O devices must be connected via memory mapped I/O. The mnemonics are also all the same for both. The usage of address space is normally organized form top to the button "ROM – I/O – RAM" (0xFFFF - 0x0000).

Only one pin R/W controls the read and write operations.

The 6502 can hold in every cycle – except write cycles - by applying RDY. So wait states are generate able for any read cycle.

There are two interrupts \overline{IRQ} and NMI. \overline{IRQ} is mask able, NMI is not. Note that \overline{RES} is internally handled as an interrupt, but is resetting the 6502 to the starting point of operation at vector address 0xFFFF. Every interrupt has its own vector which can point elsewhere to the 16 Bit address space. The vectors are located from 0xFFFF to 0xFFFA.

The Stack Pointer is 256 Bytes deep and is hard-wired to 0x01FF (internally 0x0200 –0x01FF going to the address bus) for the first memory location and grows downward to 0x0100. Decrementing again will produce a wrap around back to 0x01FF.

Arithmetical operations like ADC and SBC can handle binary values from 0-255 and decimal values from 0-99 without using other op codes. Only one user changeable bit into the Status Register determine the exact arithmetic mode of that operations.

The 6502 generally operates into a pipeline mode. That means that a finish of an OP code falls every time into a fetch cycle of the next OP. This save one clock cycle

Every operation consume between two and seven clock cycles.



To build an useful und backward software and hardware compatible VHDL Core for the 6502 many unavoidable changes may be forced to simulation and verification before any real core will be made.

The requirements:

- Vendor in depend for implementation in any FPGA
- True Cycle for all operations as described in original publications
- No "Mixed Mode" Only 6502, not 65C02 -> for performance and area
- No fantastic or useful extensions as like the original 6502 as is meaningful
- Implement the "undocumented OP's" all as NOP
- Only one clock
- Full synch design
- Operating speed up to 60 MHz or higher
- Easily to change for future requirement building variants
- The activity on data and address busses since the execution of OP codes is not forced to be like the original may be or may be not.

The design based on finite state machines (fsm). Every OP code has its own fsm. Some registers are for internally use only and stores temporally values. These registers are not accessible by the programmer.

Some fsm own registers for internally use and don't share this registers with other fsm. This help to decrease fan-in and increase performance.

The next picture shows the hierarchical structure of the R6502 IP core.




Figure (2): R6502_TC IP core architecture



3 Operation



ADC

Operation: Add memory or immediate value to accumulator A with carry $(A + M + C \rightarrow A, C)$

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Immediate	ADC # Oper	69	2	2			-	-	-	-		
Zero Page	ADC Oper	65	2	3			-	-	-	-		
Zero Page, X	ADC Oper, X	75	2	4			-	-	-	-	$\sqrt{}$	
Absolute	ADC Oper	6D	3	4			-	-	-	-		
Absolute, X	ADC Oper, X	7D	3	4*			-	-	-	-	$\sqrt{}$	
Absolute, Y	ADC Oper, Y	79	3	4*			-	-	-	-		
(Indirect, X)	ADC (Oper, X)	61	2	6			-	-	-	-		
(Indirect), Y	ADC (Oper), Y	71	2	5*			-	-	-	-	$\sqrt{}$	

^{* =&}gt; Add 1 if page boundary is crossed

Table (1): ADC – Short Reference

Example Immediate (assumed A=\$FE, C=0):

Address	Bytes	Mnemonic	
\$9000	69 03	ADC #\$03	;
\$9002		next OP	; A is now \$01, C=1, N=0, Z=0, V=0

ADC 0000 0011 (\$03)

0000 0001 (\$01), C=1, N=0, Z=0, V=0



AND

Operation: "AND" memory or immediate value with accumulator $A \ (A \cap M \to A)$

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Immediate	AND #Oper	29	2	2		-	-	-	-	-	V	-
Zero Page	AND Oper	25	2	3		-	-	-	-	-	V	-
Zero Page, X	AND Oper, X	35	2	4		-	-	-	-	-	V	-
Absolute	AND Oper	2D	3	4		-	-	-	-	-	V	-
Absolute, X	AND Oper, X	3D	3	4*		-	-	-	-	-	V	-
Absolute, Y	AND Oper, Y	39	3	4*		-	-	-	-	-	V	-
(Indirect, X)	AND (Oper, X)	21	2	6		-	-	-	-	-	V	-
(Indirect), Y	AND (Oper), Y	31	2	5*		-	-	-	-	-	V	-

^{* =&}gt; Add 1 if page boundary is crossed

Table (2): AND – Short Reference

Example Immediate (assumed A is \$C5):

Address	Bytes	Mnemonic	
\$9000	29 71	AND #\$71	•
\$9002		next OP	; A is now \$41, N=0, Z=0

AND 0101 (\$C5) 0111 0001 (\$71) 0100 0001 (\$41), N=0, Z=0



ASL

Operation: Shift Left One Bit (Memory or Accumulator) (C \leftarrow 7 6 5 4 3 2 1 0 \leftarrow 0)

Addressing Mode	Assem Form	bly Language	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	Ι	Z	С
Accumulator	ASL	A	0A	1	2		-	-	-	-	-		
Zero Page	ASL	Oper	06	2	5	$\sqrt{}$	-	-	-	-	-		
Zero Page, X	ASL	Oper, X	16	2	6	V	-	-	-	-	-		
Absolute	ASL	Oper	0E	3	6	V	-	-	-	-	-		$\sqrt{}$
Absolute, X	ASL	Oper, X	1E	3	7	$\sqrt{}$	-	-	-	-	-	$\sqrt{}$	V

Table (3): ASL – Short Reference

Example Accumulator (assumed A=\$55):

Address	Bytes	Mnemonic	
\$9000	0A	ASL A	•
\$9001		next OP	; A is now \$AA, N=1, Z=0

<u>ASL 0101 0101 (\$55)</u> <u>1010 1010 (\$AA), C=0, N=1, Z=0</u>



BCC

Operation: Branch on Carry Clear (Branch on C = 0)

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	I	Z	С
Relative	BCC Oper	90	2	2*	-	-	-	-	-	-	-	-

^{* =&}gt; Add 1 if branch occurs to same page

Table (4): BCC – Short Reference

Example Relative (assumed C=1, no branch):

Address	Bytes	Mnemonic	
\$9000 \$9002	90 10 	BCC \$10 next OP	; BCC to same page, - NO BRANCH - jumps to \$9002 ; C=1 => no branch, 2 cycles

Example Relative (assumed C=1, no branch):

Address	Bytes	Mnemonic	
\$90FF	90 10	BCC \$10	; BCC to same page, - NO BRANCH - jumps to ; \$9101
\$9101		next OP	; C=1 => no branch, 2 cycles

Example Relative (assumed C=0, branch to same page):

Address	Bytes	Mnemonic	
\$9000	90 10	BCC \$10	; BCC to same page, - BRANCH - jumps to \$9002 + \$10
 \$9012		next OP	; C=0 => branch, 3 cycles

Example Relative (assumed C=0, branch to different page):

Address	Bytes	Mnemonic	
\$90FD	90 10	BCC \$10	; BCC to different page, - BRANCH - jumps to ; \$9109
\$9109		next OP	; C=0 => branch, 4 cycles

^{* =&}gt; Add 2 if branch occurs to different page



BCS

Operation: Branch on Carry Set (Branch on C = 1)

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Relative	BCS Oper	В0	2	2*	-	-	-	-	-	-	-	-

^{* =&}gt; Add 1 if branch occurs to same page

Table (5): BCS – Short Reference

Example Relative (assumed C=0, same page):

Address	Bytes	Mnemonic	
\$9000	B0 10	BCS \$10	; BCS to same page, - NO BRANCH - jumps to \$9002
\$9002	•••	next OP	; $C=0 \Rightarrow$ no branch, 2 cycles

Example Relative (assumed C=0, different page):

Address	Bytes	Mnemonic	
\$90FF	B0 10	BCS \$10	; BCS to different page, - NO BRANCH - jumps to ; \$9101
\$9101		next OP	; C=0 => no branch, 2 cycles (!!!)


Example Relative (assumed C=1, same page):

Address	Bytes	Mnemonic	
\$9000	B0 10	BCS \$10	; BCS to same page, - BRANCH - jumps to \$9002 + \$10
 \$9012		next OP	; C=1 => branch, 3 cycles

Example Relative (assumed C=1, different page):

Address	Bytes	Mnemonic	
\$90FD	B0 10	BCS \$10	; BCS to different page, - BRANCH - jumps to : \$910F
\$910F		next OP	; C=1 => branch, 4 cycles

^{* =&}gt; Add 2 if branch occurs to different page



BEQ

Operation: Branch on result zero (Branch on Z = 1)

Addressing Mode	Assembly Lang Form	uage OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	I	Z	С
Relative	BEQ Oper	F0	2	2*	-	-	-	-	-	-	-	-

^{* =&}gt; Add 1 if branch occurs to same page

Table (6): BEQ – Short Reference

Example Relative (assumed Z=0, same page):

Address	Bytes	Mnemonic	
\$9000 \$9002	F0 10	BEQ \$10 next OP	; BEQ to same page, - NO BRANCH - jumps to \$9002 ; Z=0 => no branch, 2 cycles

Example Relative (assumed Z=0, different page):

Address	Bytes	Mnemonic	
\$90FF	F0 10	BEQ \$10	; BEQ to different page, - NO BRANCH - jumps to ; \$9101
\$9101		next OP	$Z=0 \Rightarrow \text{no branch}, 2 \text{ cycles } (!!!)$

Example Relative (assumed Z=1, same page):

Address	Bytes	Mnemonic	
\$9000	F0 10	BEQ \$10	; BEQ to same page, - BRANCH - jumps to \$9002 + \$10
 \$9012		next OP	; Z=1 => branch, 3 cycles

Example Relative (assumed Z=1, different page):

Address	Bytes	Mnemonic	
\$90FD	F0 10	BEQ \$10	; BEQ to different page, - BRANCH - jumps to : \$910F
\$910F		next OP	; Z=1 => branch, 4 cycles

^{* =&}gt; Add 2 if branch occurs to different page




BIT

Operation: Bit 6 and 7 are transferred to the status register. If the result of $A \cap M$ then Z = 1, otherwise Z = 0 ($A \cap M \rightarrow A$, $M7 \rightarrow N$, $M6 \rightarrow V$)

Addressing Mode	Assem Form	bly Language	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	I	Z	С
Zero Page	BIT	Oper	24	2	3	7	6	-	-	-	-		-
Absolute	BIT	Oper	2C	3	4	7	6	-	-	-	-		-

Table (7): BIT – Short Reference



BMI

Operation: Branch on result minus (Branch on N = 1)

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	I	Z	С
Relative	BMI Oper	30	2	2*	-	-	-	-	-	-	-	-

^{* =&}gt; Add 1 if branch occurs to same page

Table (8): BMI – Short Reference

Example Relative (assumed Z=0, same page):

Address	Bytes	Mnemonic	
\$9000	30 10	BMI \$10	; BMI to same page, - NO BRANCH - jumps to \$9002
\$9002		next OP	; $N=0 \Rightarrow$ no branch, 2 cycles

Example Relative (assumed Z=0, different page):

Address	Bytes	Mnemonic	
\$90FF	30 10	BMI \$10	; BMI to different page, - NO BRANCH - jumps to : \$9101
\$9101		next OP	; $N=0 \Rightarrow$ no branch, 2 cycles (!!!)

Example Relative (assumed Z=1, same page):

Address	Bytes	Mnemonic	
\$9000	30 10	BMI \$10	; BMI to same page, - BRANCH - jumps to \$9002 + \$10
 \$9012		next OP	; N=1 => branch, 3 cycles

Example Relative (assumed Z=1, different page):

Address	Bytes	Mnemonic	
\$90FD	30 10	BMI \$10	; BMI to different page, - BRANCH - jumps to : \$910F
\$910F		next OP	; N=1 => branch, 4 cycles

^{* =&}gt; Add 2 if branch occurs to different page



BNE

Operation: Branch on result not zero (Branch on Z = 0)

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	I	Z	С
Relative	BNE Oper	D0	2	2*	-	-	-	-	-	-	-	-

^{* =&}gt; Add 1 if branch occurs to same page

Table (9): BNE – Short Reference

Example Relative (assumed Z=1, same page):

Address	Bytes	Mnemonic	
\$9000	D0 10	BNE \$10	; BNE to same page, - NO BRANCH - jumps to \$9002
\$9002	•••	next OP	; Z=1 => no branch, 2 cycles

Example Relative (assumed Z=1, different page):

Address	Bytes	Mnemonic	
\$90FF	D0 10	BNE \$10	; BNE to different page, - NO BRANCH - jumps to ; \$9101
\$9101	•••	next OP	; Z=1 => no branch, 2 cycles (!!!)

Example Relative (assumed Z=0, same page):

Address	Bytes	Mnemonic	
\$9000	D0 10	BNE \$10	; BNE to same page, - BRANCH - jumps to $$9002 + 10
 \$9012		next OP	; Z=0 => branch, 3 cycles

Example Relative (assumed Z=0, different page):

Address	Bytes	Mnemonic	
\$90FD	D0 10	BNE \$10	; BNE to different page, - BRANCH - jumps to ; \$910F
\$910F		next OP	; $Z=0 \Rightarrow$ branch, 4 cycles

^{* =&}gt; Add 2 if branch occurs to different page



BPL

Operation: Branch on result plus (Branch on N = 0)

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	I	Z	С
Relative	BPL Oper	10	2	2*	-	-	-	-	-	-	-	-

^{* =&}gt; Add 1 if branch occurs to same page

Table (10): BPL – Short Reference

Example Relative (assumed N=1, same page):

Address	Bytes	Mnemonic	
\$9000	10 10	BPL \$10	; BPL to same page, - NO BRANCH - jumps to \$9002
\$9002		next OP	; N=1 => no branch, 2 cycles

Example Relative (assumed N=1, different page):

Address	Bytes	Mnemonic	
\$90FF	10 10	BPL \$10	; BPL to different page, - NO BRANCH - jumps to : \$9101
\$9101		next OP	; $N=1 \Rightarrow$ no branch, 2 cycles (!!!)

Example Relative (assumed N=0, same page):

Address	Bytes	Mnemonic	
\$9000	10 10	BPL \$10	; BPL to same page, - BRANCH - jumps to $$9002 + 10
 \$9012		next OP	; N=0 => branch, 3 cycles

Example Relative (assumed N=0, different page):

Address	Bytes	Mnemonic	
\$90FD	10 10	BPL \$10	; BPL to different page, - BRANCH - jumps to ; \$910F
\$910F		next OP	$N=0 \Rightarrow \text{branch}, 4 \text{ cycles}$

^{* =&}gt; Add 2 if branch occurs to different page




BRK

Operation: Forced Interrupt (PC + 2 \downarrow , P \downarrow NV11DIZC, E & B are written as 1 to stack)

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Implied	BRK	00	1	7	-	-	-	-	-	1	-	-

Table (11): BRK – Short Reference



BVC

Operation: Branch on no overflow (Branch on V = 0)

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Relative	BVC Oper	50	2	2*	-	-	-	-	-	-	-	-

^{* =&}gt; Add 1 if branch occurs to same page

Table (12): BVC – Short Reference

Example Relative (assumed V=1, same page):

Address	Bytes	Mnemonic	
\$9000	50 10	BVC \$10	; BVC to same page, - NO BRANCH - jumps to \$9002
\$9002	•••	next OP	; V=1 => no branch, 2 cycles

Example Relative (assumed V=1, different page):

Address	Bytes	Mnemonic	
\$90FF	50 10	BVC \$10	; BVC to different page, - NO BRANCH - jumps to : \$9101
\$9101	•••	next OP	; V=1 => no branch, 2 cycles (!!!)


Example Relative (assumed V=0, same page):

Address	Bytes	Mnemonic	
\$9000	50 10	BVC \$10	; BVC to same page, - BRANCH - jumps to \$9002 + \$10
 \$9012		next OP	; V=0 => branch, 3 cycles

Example Relative (assumed V=0, different page):

Address	Bytes	Mnemonic	
\$90FD	50 10	BVC \$10	; BVC to different page, - BRANCH - jumps to : \$910F
\$910F		next OP	; V=0 => branch, 4 cycles

^{* =&}gt; Add 2 if branch occurs to different page



BVS

Operation: Branch on overflow (Branch on V = 1)

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	I	Z	С
Relative	BVS Oper	70	2	2*	-	-	-	-	-	-	-	-

^{* =&}gt; Add 1 if branch occurs to same page

Table (13): BVS – Short Reference

Example Relative (assumed V=0, same page):

Address	Bytes	Mnemonic	
\$9000	70 10	BVS \$10	; BVS to same page, - NO BRANCH - jumps to \$9002
\$9002	•••	next OP	; V=0 => no branch, 2 cycles

Example Relative (assumed V=0, different page):

Address	Bytes	Mnemonic	
\$90FF	70 10	BVS \$10	; BVS to different page, - NO BRANCH - jumps to ; \$9101
\$9101		next OP	$V=0 \Rightarrow \text{no branch}, 2 \text{ cycles } (!!!)$


Example Relative (assumed V=1, same page):

Address	Bytes	Mnemonic	
\$9000	70 10	BVS \$10	; BVS to same page, - BRANCH - jumps to \$9002 + \$10
\$9012		next OP	; V=1 => branch, 3 cycles

Example Relative (assumed V=1, different page):

Address	Bytes	Mnemonic	
\$90FD	70 10	BVS \$10	; BVS to different page, - BRANCH - jumps to : \$910F
\$910F		next OP	; V=1 => branch, 4 cycles

^{* =&}gt; Add 2 if branch occurs to different page



CLC

Operation: Clear Carry flag $(0 \rightarrow C)$

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Implied	CLC	18	1	2	-	-	-	-	-	-	-	0

Table (14): CLC – Short Reference

Example:

Address	Bytes	Mnemonic	
\$9000	18	CLC	;
\$9001		next OP	; C is now 0

CLD


Operation: Clear decimal flag $(0 \rightarrow D)$

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	I	Z	С
Implied	CLD	D8	1	2	-	-	-	-	0	-	-	-

Table (15): CLD – Short Reference

Example:

Address	Bytes	Mnemonic	
\$9000	D8	CLD	•
\$9001		next OP	; D is now 0



CLI

Operation: Clear interrupt disable flag $(0 \rightarrow I)$

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Implied	CLI	58	1	2	-	-	-	-	-	0	-	1

Table (16): CLI - Short Reference

Example:

Address	Bytes	Mnemonic	
\$9000	58	CLI	;
\$9001		next OP	; I is now 0

CLV

Operation: Clear overflow flag $(0 \rightarrow 0)$

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	I	Z	С
Implied	CLV	В8	1	2	-	0	-	-	-	-	-	-

Table (17): CLV – Short Reference

Example:

Address	Bytes	Mnemonic	
\$9000	В8	CLV	•
\$9001		next OP	; V is now 0



CMP

Operation: Compare Memory and Accumulator (A - M)

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Immediate	CMP # Oper	C9	2	2		-	-	-	-	-		
Zero Page	CMP Oper	C5	2	3		-	-	-	-	-		
Zero Page, X	CMP Oper, X	D5	2	4		-	-	-	-	-	$\sqrt{}$	$\sqrt{}$
Absolute	CMP Oper	CD	3	4		-	-	-	-	-		
Absolute, X	CMP Oper, X	DD	3	4*		-	-	-	-	-	$\sqrt{}$	$\sqrt{}$
Absolute, Y	CMP Oper, Y	D9	3	4*		-	-	-	-	-		
(Indirect, X)	CMP (Oper, X)	C1	2	6	$\sqrt{}$	-	-	-	-	-	$\sqrt{}$	$\sqrt{}$
(Indirect), Y	CMP (Oper), Y	D1	2	5*		-	-	-	-	-	$\sqrt{}$	

* => Add 1 if page boundary is crossed

Table (18): CMP – Short Reference

CPX

Operation: Compare Memory and Index X (X - M)

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Immediate	CPX # Oper	E0	2	2	V	-	-	-	-	-		
Zero Page	CPX Oper	E4	2	3	V	-	-	-	-	-		$\sqrt{}$
Absolute	CPX Oper	EC	3	4	V	-	-	-	-	-		$\sqrt{}$

Table (19): CPX – Short Reference



CPY

Operation: Compare Memory and Index Y (Y - M)

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	I	Z	С
Immediate	CPY # Oper	C0	2	2		-	-	-	-	-		$\sqrt{}$
Zero Page	CPY Oper	C4	2	3	V	-	-	-	-	-		
Absolute	CPY Oper	CC	3	4	V	-	-	-	-	-		


Table (20): CPY – Short Reference

DEC

Operation: Decrement Memory by one $(M-1 \rightarrow M)$

Addressing Mode	Assem Form	bly Language	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Zero Page	DEC	Oper	C6	2	5	$\sqrt{}$	-	-	-	-	-		-
Zero Page, X	DEC	Oper, X	D6	2	6		-	-	-	-	-		-
Absolute	DEC	Oper	CE	3	6		-	-	-	-	-		-
Absolute, X	DEC	Oper, X	DE	3	7	$\sqrt{}$	-	-	-	-	-		-

Table (21): DEC – Short Reference



DEX

Operation: Decrement index X by one $(X - 1 \rightarrow X)$

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	I	Z	С
Implied	DEX	CA	1	2		-	-	-	-	-		-

Table (22): DEX - Short Reference

Example Implied (assume X=\$01):

Address	Bytes	Mnemonic	
\$9000	CA	DEX	•
\$9001		next OP	: X is now \$00, N=0, Z=1

<u>DEX 0000 0001 (\$01)</u> <u>0000 0000 (\$00)</u>, N=0, Z=1

DEY

Operation: Decrement index Y by one $(Y - 1 \rightarrow Y)$

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	C
Implied	DEY	88	1	2		-	-	-	-	-		1

Table (23): DEX – Short Reference

Example Implied (assume Y=\$00):

Address	Bytes	Mnemonic	
\$9000	88	DEY	;
\$9001		next OP	; Y is now \$FF, N=1, Z=0



EOR

Operation: "Exclusive-Or" memory or immediate value with accumulator A (A \vee M \rightarrow A)

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Immediate	EOR # Oper	49	2	2		-	-	-	-	-		-
Zero Page	EOR Oper	45	2	3		-	-	-	-	-	V	-
Zero Page, X	EOR Oper, X	55	2	4		-	-	-	-	-	V	-
Absolute	EOR Oper	4D	3	4		-	-	-	-	-	V	-
Absolute, X	EOR Oper, X	5D	3	4*		-	-	-	-	-	V	-
Absolute, Y	EOR Oper, Y	59	3	4*		-	-	-	-	-	V	-
(Indirect, X)	EOR (Oper, X)	41	2	6		-	-	-	-	-	V	-
(Indirect), Y	EOR (Oper), Y	51	2	5*		-	-	-	-	-	V	-


^{* =&}gt; Add 1 if page boundary is crossed

Table (24): EOR – Short Reference

Example Immediate (assumed A is \$23):

Address	Bytes	Mnemonic	
\$9000	49 63	EOR #\$63	•
\$9002		next OP	; A is now \$40, N=0, Z=0

EOR 0110 0011 (\$63) 0010 0011 (\$23) 0100 0000 (\$40), N=0, Z=0



INC

Operation: Increment Memory by one $(M + 1 \rightarrow M)$

Addressing Mode	Assem Form	bly Language	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Zero Page	INC	Oper	E6	2	5		-	-	-	-	-		-
Zero Page, X	INC	Oper, X	F6	2	6		-	-	-	-	-		-
Absolute	INC	Oper	EE	3	6		-	-	-	-	-		-
Absolute, X	INC	Oper, X	FE	3	7		-	-	-	-	-		-

Table (25): INC - Short Reference

INX

Operation: Increment index X by one $(X + 1 \rightarrow X)$


Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Implied	INX	E8	1	2	V	-	-	-	-	-		-

Table (26): INX - Short Reference

Example Implied (assume X=\$0C):

Address	Bytes	Mnemonic	
\$9000	E8	INX	;
\$9001		next OP	; X is now \$0D, N=0, Z=0

INX 0000 1100 (\$0C) 0000 1101 (\$0D), N=0, Z=0



INY

Operation: Increment index Y by one $(Y + 1 \rightarrow Y)$

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	Ι	Z	С
Implied	INY	C8	1	2		-	-	-	-	-	$\sqrt{}$	-

Table (27): INY - Short Reference

Example Implied (assume Y=\$FF):

Address	Bytes	Mnemonic
\$9000	C8	INY
\$9001		next OP

INY 1111 1111 (\$FF) 0000 0000 (\$00), N=0, Z=1

JMP

Operation: Jump to new location ((PC + 1) \rightarrow PCL, (PC + 2) \rightarrow PCH)

Addressing Mode	Assemb Form	oly Language	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Absolute	JMP	Oper	4C	3	3	-	-	-	-	-	-	-	-
Indirect	JMP	(Oper)	6C	3	5	-	-	-	-	-	-	-	-

Table (28): JMP - Short Reference

In mode "Indirect" JMP fetches the high-order byte of the effective address from the first byte of the current page, if the indirect address location spans a page boundary.

6502: JMP (\$02FF) gets ADL from \$02FF, ADH from \$0200 (5 cycles)



JSR

Operation: Jump to subroutine saving return address $(PC + 2 \downarrow, (PC + 1) \rightarrow PCH, (PC + 2) \rightarrow PCL)$

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Absolute	JSR	20	3	6	-	-	-	-	-	-	-	-

Table (29): JSR - Short Reference

Example:

Address	Bytes	Mnemonic	
\$9000	20 72 F0	JSR \$F072	;
F072		next OP	

LDA

Operation: Load accumulator A with memory or immediate value $(M \rightarrow A)$

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Immediate	LDA # Oper	A9	2	2		-	-	-	-	-	V	-
Zero Page	LDA Oper	A5	2	3		-	-	-	-	-	V	-
Zero Page, X	LDA Oper, X	В5	2	4		-	-	-	-	-	V	-
Absolute	LDA Oper	AD	3	4		-	-	-	-	-		-
Absolute, X	LDA Oper, X	BD	3	4*		-	-	-	-	-	V	-
Absolute, Y	LDA Oper, Y	В9	3	4*		-	-	-	-	-	V	-
(Indirect, X)	LDA (Oper, X)	A1	2	6		-	-	-	-	-	V	-
(Indirect), Y	LDA (Oper), Y	B1	2	5*		-	-	-	-	-	V	-

* => Add 1 if page boundary is crossed

Table (30): LDA – Short Reference

Example Immediate:

Address	Bytes	Mnemonic	
\$9000	A9 00	LDA #\$00	•
\$9002	• • •	next OP	; A is now \$00, N=0, Z=1



LDX

Operation: Load $% \left(X\right) =\left(X\right) =\left($

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Immediate	LDX # Oper	A2	2	2		-	-	-	-	-		-
Zero Page	LDX Oper	A6	2	3		-	-	-	-	-	V	-
Zero Page, Y	LDX Oper, Y	В6	2	4		-	-	-	-	-	V	-
Absolute	LDX Oper	AE	3	4		-	-	-	-	-	V	-
Absolute, Y	LDX Oper, Y	BE	3	4*		-	-	-	-	-	V	-

^{* =&}gt; Add 1 if page boundary is crossed

Table (31): LDX – Short Reference

Example Immediate:

Address	Bytes	Mnemonic	
\$9000	A2 8F	LDX #\$8F	;
\$9002		next OP	; X is now \$8F, N=1, Z=0

LDY

Operation: Load index Y with memory or immediate value $(M \rightarrow Y)$


Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Immediate	LDY # Oper	A0	2	2		-	-	-	-	-	V	-
Zero Page	LDY Oper	A4	2	3		-	-	-	-	-	V	-
Zero Page, X	LDY Oper, X	B4	2	4		-	-	-	-	-	V	-
Absolute	LDY Oper	AC	3	4		-	-	-	-	-	V	-
Absolute, X	LDY Oper, X	BC	3	4*		-	-	-	-	-	V	-

^{* =&}gt; Add 1 if page boundary is crossed

Table (32): LDY – Short Reference

Example Immediate:

Address	Bytes	Mnemonic	
\$9000	A0 02	LDY #\$02	•
\$9002	•••	next OP	; Y is now \$02, N=0, Z=0



LSR

Operation: Shift Right One Bit (Memory or Accumulator) $(0 \rightarrow \boxed{7 \ 6 \ 5 \ 4 \ 3 \ 2 \ 1 \ 0} \rightarrow C)$

Addressing Mode	Assem Form	bly Language	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Accumulator	LSR	A	4A	1	2	0	-	-	-	-	-		$\sqrt{}$
Zero Page	LSR	Oper	46	2	5	0	-	-	-	-	-		$\sqrt{}$
Zero Page, X	LSR	Oper, X	56	2	6	0	-	-	-	-	-		$\sqrt{}$
Absolute	LSR	Oper	4E	3	6	0	-	-	-	-	-		$\sqrt{}$
Absolute, X	LSR	Oper, X	5E	3	7	0	-	-	-	-	-		$\sqrt{}$

Table (33): LSR – Short Reference

NOP

Operation: No Operation

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	I	Z	С
Implied	NOP	EA	1	2	-	-	-	-	-	-	-	-

Table (34): NOP – Short Reference

Example:

Address	Bytes	Mnemonic	
\$9000	EA	NOP	;
\$9001		next OP	;

All unknown instructios are decoded as NOP.



ORA

Operation: "Or" memory or immediate value with accumulator A (A V $M \rightarrow A$)

Addressing Mode	Assemb Form	oly Language	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Immediate	OR #	Oper	09	2	2		-	-	-	-	-		-
Zero Page	OR	Oper	05	2	3		-	-	-	-	-	V	-
Zero Page, X	OR	Oper, X	15	2	4		-	-	-	-	-	V	-
Absolute	OR	Oper	0D	3	4		-	-	-	-	-	V	-
Absolute, X	OR	Oper, X	1D	3	4*		-	-	-	-	-	$\sqrt{}$	-
Absolute, Y	OR	Oper, Y	19	3	4*		-	-	-	-	-	V	-
(Indirect, X)	OR	(Oper, X)	01	2	6		-	-	-	-	-	V	-
(Indirect), Y	OR	(Oper), Y	11	2	5*		-	-	-	-	-	V	-

^{* =&}gt; Add 1 if page boundary is crossed

Table (35): OR – Short Reference

Example Immediate (assumed A is \$8A):

Address	Bytes	Mnemonic	
\$9000	09 11	OR #\$11	;; A is now \$9B, N=1, Z=0
\$9002		next OP	


0R 0001 0001 (\$8A) 0R 0001 0001 (\$11) 1001 1011 (\$9B), N=1, Z=0

PHA

Operation: Push accumulator on stack (A \ \)

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Implied	PHA	48	1	3	-	-	-	-	-	-	-	

Table (36): PHA – Short Reference



PHP

Operation: Push processor status on stack (P \ NV11DIZC, E & B are written as 1 to stack)

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	Ι	Z	С
Implied	PHP	08	1	3	-	-	-	-	-	-	-	1

Table (37): PHP – Short Reference

PLA

Operation: Pull accumulator from stack (A \u2221)

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Implied	PLA	68	1	3	V	-	-	-	-	-		-

Table (38): PLA – Short Reference

PLP

Operation: Pull processor status from stack (P \u2221)

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Implied	PLP	28	1	3	I	From	Stac	k (Eð	&B u	nchai	nged))

Table (39): PLP – Short Reference



ROL

Operation: Rotate one bit left (memory or accumulator) ($\boxed{7}$ $\boxed{6}$ $\boxed{5}$ $\boxed{4}$ $\boxed{3}$ $\boxed{2}$ $\boxed{1}$ $\boxed{0}$ \leftarrow $\boxed{0}$

Addressing Mode	Assem Form	bly Language	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Accumulator	ROL	A	2A	1	2		-	-	-	-	-		
Zero Page	ROL	Oper	26	2	5		-	-	-	-	-		
Zero Page, X	ROL	Oper, X	36	2	6		-	-	-	-	-		
Absolute	ROL	Oper	2E	3	6		-	-	-	-	-		$\sqrt{}$
Absolute, X	ROL	Oper, X	3E	3	7		-	-	-	-	-		


Table (40): ROL – Short Reference

ROR

Operation: Rotate one bit right (memory or accumulator) (C \rightarrow 7 6 5 4 3 2 1 0

Addressing Mode	Assem Form	bly Language	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Accumulator	ROR	A	6A	1	2		-	-	-	-	-	V	1
Zero Page	ROR	Oper	66	2	5		-	-	-	-	-		
Zero Page, X	ROR	Oper, X	76	2	6		-	-	-	-	-	V	V
Absolute	ROR	Oper	6E	3	6		-	-	-	-	-	V	V
Absolute, X	ROR	Oper, X	7E	3	7		-	-	-	-	-	V	V

Table (41): ROR – Short Reference



RTI

Operation: Return from interrupt (P \(\cdot, PC \(\cdot) \)

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	I	Z	С
Implied	RTI	40	1	6			F	rom	Stack			

Table (42): RTI – Short Reference

RTS

Operation: Return from subroutine (PC \uparrow , PC + 1 \rightarrow PC)

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	I	Z	С
Implied	RTS	60	1	6	-	-	-	-	-	-	-	-

Table (43): RTS – Short Reference

SBC

Operation: Substract memory or immediate value from accumulator with borrow (A - M - $\overline{C} \rightarrow$ A, C)

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Immediate	SBC # Oper	E9	2	2			-	-	-	-	V	$\sqrt{}$
Zero Page	SBC Oper	E5	2	3	$\sqrt{}$	$\sqrt{}$	-	-	-	-	V	V
Zero Page, X	SBC Oper, X	F5	2	4			-	-	-	-		V
Absolute	SBC Oper	ED	3	4	$\sqrt{}$	$\sqrt{}$	-	-	-	-	V	$\sqrt{}$
Absolute, X	SBC Oper, X	FD	3	4*	V	V	-	-	-	-	V	V
Absolute, Y	SBC Oper, Y	F9	3	4*	$\sqrt{}$	$\sqrt{}$	-	-	-	-	V	V
(Indirect, X)	SBC (Oper, X)	E1	2	6	$\sqrt{}$	$\sqrt{}$	-	-	-	-	V	
(Indirect), Y	SBC (Oper), Y	F1	2	5*		1	-	-	-	-	V	V

* => Add 1 if page boundary is crossed

Table (44): SBC – Short Reference



SEC

Operation: Set carry flag $(1 \rightarrow C)$

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	Ι	Z	С
Implied	SEC	38	1	2	-	-	-	-	-	-	-	1

Table (45): SEC – Short Reference

Example:

Address	Bytes	Mnemonic	
\$9000	38	SEC	•
\$9001	•••	next OP	; C in now 1

SED


Operation: Set decimal flag $(1 \rightarrow D)$

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	I	Z	С
Implied	SED	F8	1	2	-	-	-	-	1	-	-	-

Table (46): CLD – Short Reference

Example:

Address	Bytes	Mnemonic	
\$9000	F8	SED	•
\$9001	•••	next OP	; D in now 1



SEI

Operation: Set interrupt disable flag $(1 \rightarrow I)$

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Implied	SEI	78	1	2	-	-	-	-	-	1	-	-

Table (47): SEI – Short Reference

Example:


Address	Bytes	Mnemonic	
\$9000	78	SEI	•
\$9001		next OP	; I in now 1

STA

Operation: Store accumulator in memory $(A \to M)$

Addressing Mode	Assem Form	bly Language	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Zero Page	STA	Oper	85	2	3	-	-	-	-	-	-	-	-
Zero Page, X	STA	Oper, X	95	2	4	-	-	-	-	-	-	-	-
Absolute	STA	Oper	8D	3	4	-	-	-	-	-	-	-	-
Absolute, X	STA	Oper, X	9D	3	5	-	-	-	-	-	-	-	-
Absolute, Y	STA	Oper, Y	99	3	5	-	-	-	-	-	-	-	-
(Indirect, X)	STA	(Oper, X)	81	2	6	-	-	-	-	-	-	-	-
(Indirect), Y	STA	(Oper), Y	91	2	6	-	-	-	-	-	-	-	-

Table (48): STA – Short Reference



STX

Operation: Store index X in memory $(X \rightarrow M)$

Addressing Mode	Assem Form	bly Language	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	Ι	Z	С
Zero Page	STX	Oper	86	2	3	-	-	-	-	-	-	-	-
Zero Page, Y	STX	Oper, Y	96	2	4	-	-	-	-	-	-	-	-
Absolute	STX	Oper	8E	3	4	-	-	-	-	-	-	-	-

Table (49): STX – Short Reference

STY

Operation: Store index Y in memory $(Y \rightarrow M)$

Addressing Mode	Assemb Form	oly Language	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Zero Page	STY	Oper	84	2	3	-	-	-	-	-	-	-	1
Zero Page, X	STY	Oper, X	94	2	4	-	-	-	-	-	-	-	-
Absolute	STY	Oper	8C	3	4	-	-	-	-	-	-	-	-

Table (50): STY – Short Reference

TAX

Operation: Transfer accumulator A to index $X (A \rightarrow X)$

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	Е	В	D	I	Z	С
Implied	TAX	AA	1	2	V	-	-	-	-	-		-

Table (51): TAX – Short Reference

Example Implied (assume A=\$5D):

Address	Bytes	Mnemonic	
\$9000	AA	TAX	•
\$9001	•••	next OP	; X is now \$5D, N=0, Z=0



TAY

Operation: Transfer accumulator A to index $Y (A \rightarrow Y)$

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	I	Z	С
Implied	TAY	A8	1	2		-	-	-	-	-		-

Table (52): TAY – Short Reference

Example Implied (assume A=\$89):

Address	Bytes	Mnemonic	
\$9000	A8	TAY	;
\$9001		next OP	; Y is now \$89, N=1, Z=0

TSX


Operation: Transfer stack pointer S to index $X (S \rightarrow X)$

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	I	Z	С
Implied	TSX	BA	1	2		-	-	-	-	-		-

Table (53): TSX – Short Reference

Example Implied (assume S=\$F2):

Address	Bytes	Mnemonic	
\$9000	BA	TSX	
\$9001		next OP	; X is now \$F2, N=1, Z=0



TXA

Operation: Transfer index X to accumulator A $(X \rightarrow A)$

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	I	Z	С
Implied	TXA	8A	1	2		-	-	-	-	-		-

Table (54): TXA – Short Reference

Example Implied (assume X=\$00):

Address	Bytes	Mnemonic	
\$9000	8A	TXA	
\$9001		next OP	; A is now \$00, N=0, Z=1

TXS

Operation: Transfer index X to stack pointer $S(X \rightarrow S)$

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	I	Z	С
Implied	TXS	9A	1	2	-	-	-	-	-	-	-	-

Table (55): TXS – Short Reference

Example Implied (assume X=\$E0):

Address	Bytes	Minemonic	
\$9000	9A	TXS	
\$9001		next OP	; S is now \$E0 (all flags are uneffected



TYA


Operation: Transfer index Y to accumulator A $(Y \rightarrow A)$

Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles	N	V	E	В	D	Ι	Z	С
Implied	TYA	98	1	2		-	-	-	-	-		-

Table (56): TYA – Short Reference

Example Implied (assume Y=\$14):

Address	Bytes	Mnemonic	
\$9000	98	TYA	•
\$9001		next OP	; A is now \$14, N=0, Z=0



4 Registers

List of Registers

Name	Address	Width	Access	Description
A	-	8	Instruction	Accumulator
X	-	8	Instruction	X Register
Y	-	8	Instruction	Y Register
S	-	8	Instruction	Stack
PSW	-	8	Instruction	Processor Status Word
PC	ı	16	Instruction	Program Counter


Table 1: List of registers

PSW – Description

Bit #	Access	Description
7		N-Flag, negative result (1 -> negative)
6		V-Flag, overflow (1 -> overflow)
5		RESERVED (always read as '1')
4		B-Flag, BRK instruction
3		D-Flag, decimal mode (1 -> decimal)
2		I-Flag, interrupt disable (1 -> disabled)
1		Z-Flag, zero result (1 -> zero)
0		C-Flag, carry

Table 2: PSW Description

Reset Value:24h



5 Clocks

Name	Source	Rates (MHz)			Remarks	Description
		Max	Min	Resolution		
clk_clk_i	-	60	0	-	Achievable rates	Master Clock
					depend on synthesis	
					and place&route.	

Table 3: List of clocks



6 Interrupts

If an NMI occurred after a BRK instruction was fetched and before the first byte of the vector of BRK could be loaded into the program counter the vector of NMI will be loaded instead.

The priority of interrupts is as followed if all of three interrupts occur at the same time:

NMI

The interrupt input "nmi_n_i" is edge triggered at a falling edge '1' -> '0'. It is not mask-able.

There is a need of one cycle '1' following with one cycle '0' to detect an NMI interrupt as "valid". "nmi_n_i" can switch back to '1' or held on '0' within cycle 3.

After the internal IRQ sequence of 7 cycles has finished, the "valid" flag re-set and allow another incoming NMI to detect. The maximum frequency of falling edges on "nmi_n_i" must be carefully defined to avoid a stack overflow while a currently processing interrupt is interrupted by another one.




Figure (3): Interrupt NMI – Timing Diagram



IRQ

The interrupt input "irq_n_i" is level triggered at a level of '0'. It is mask-able by using the I-Flag (I='1' to disable IRQ).

There is a need of level '0' at a rising edge of "clk_clk_i" and "SYNC='1" to detect an IRQ interrupt as "valid". "irq_n_i" can switch back to '1' or held on '0' within cycle 3.

After the internal IRQ sequence of 7 cycles has finished, the I-Flag is set to '1' automatically to disallow another incoming IRQ to detect. The starting ISR (Interrupt Service Routine) is responsible to manage and service the devices which was generating the interrupt and enable IRQ again (I-Flag='0').

Devices must switch back "irq_n_i" to '1' after the interrupt service is finished.





Figure (4): Interrupt IRQ - Timing Diagram

BRK

"BRK" is an instruction to force an interrupt by software. Internally it is handled like a real hardware interrupt and is mostly used by debug software.

"BRK" transfers the B-Flag = 1 onto the stack. The B-Flag itself leaves untouched and the I-Flag after "BRK" is 1.



Appendix A

ADC / SBC Decimal Mode

The R6502 allows handling of Binary Coded Decimals (BCD) directly if the D-Flag is set to 1.

BCD defines a representation of decimal numbers 0-9 within an underlying hexadecimal number system.

For example:

99d = > 63h

But in BCD the representation is

99d => 99h (BCD)

The R6502 has the ability to convert the result value into BCD automatically if the nibbles exceed the decimal range of 0-9 with some limitations. Input values are not corrected in any way.

Some examples with ADC IMM (DECIMAL):

ACCU	IMM	Carry in	Real World Result HEX	Real World Result BCD	R6502 Result BCD	Low Nibble (LN) High Nibble (HN)
01h	09h	0	0Ah	10h	10h	LN > 9 (Ah), Carry to HN (=10h)
00h	09h	1	0Ah	10h	10h	LN > 9 (Ah), Carry to HN (=10h)
01h	0Fh	0	10h	16h	00h	LN < 9 (0h), NO Carry to HN (=00h)
0Fh	0Fh	0	1Eh	30h	14h	LN > 9 (Eh), Carry to HN (=1h new), HNnew = HNa + HNimm + 1
F0h	F0h	0	(1)E0h	(4)80h	40h	LN < 9 (0h), NO Carry to HN (=Eh new), HNnew =HNa + HNimm + 0

FFh	FFh	0	(1)FEh	(5)10h	54h	LN > 9 (Eh), Carry to HN (=Fh new), HNnew =HNa + HNimm + 1
FFh	FFh	1	(1)FFh	(5)11h	55h	LN > 9 (Fh), Carry to HN (=Fh new), HNnew =HNa + HNimm + 1

Table 4: Some examples of ADC

In general (NOT valid for 6502), there are four levels of decoding and corrections for hexadecimal values to convert to BCD:


Level	Result pure HEX		Corrected Result	System	Tasks
L1	04h	=>	04h	(BCD)	no correction needed
L2	0Ch	=>	12h	(BCD)	correction of low nibble, add carry to the high nibble
L3	12h	=>	18h	(BCD)	correction of low nibble from high nibble (backward correction) if carry occur from low to high nibble.
L4	1Bh	=>	27h	(BCD)	correction of low nibble from high nibble , add carry to the high nibble (backward correction)

Table 5: Levels of BCD decoding and correction

Even the R6502 correct the nibbles if a nibble value is greater than 9, the handling and generation of carry bits from one nibble to the other covers not all possible decoding levels L1 to L4. Incorrect results may occur if using invalid BCD numbers containing the hex parts A-F. The backward correction to the low nibble and new generation of the carry to correct the high nibble (L4) was not implemented into the R6502 chip and the r6502_tc IP core also.



Timing Diagrams



ADC, SBC




Figure (5): ADC, SBC – Timing Diagram "Immediate"




Figure (6): ADC, SBC - Timing Diagram "Zero Page"






Figure (7): ADC, SBC – Timing Diagram "Zero Page, X"




Figure (8): ADC, SBC - Timing Diagram "Absolute"






Figure (9): ADC, SBC – Timing Diagram "Absolute, X" – no page crossing




Figure (10): ADC, SBC – Timing Diagram "Absolute, X" – page crossing






Figure (11): ADC, SBC – Timing Diagram "Absolute, Y" – no page crossing




Figure (12): ADC, SBC – Timing Diagram "Absolute, Y" – page crossing






Figure (13): ADC, SBC – Timing Diagram "(Indirect, X)"




Figure (14): ADC, SBC – Timing Diagram "(Indirect), Y" – no page crossing







Figure (15): ADC, SBC - Timing Diagram "(Indirect), Y" - page crossing






Figure (16): AND, CMP, CPX, CPY, EOR, LDA, LDX, LDY, ORA - Timing Diagram "Immediate"





Figure (17): AND, BIT, CMP, CPX, CPY, EOR, LDA, LDX, LDY, ORA – Timing Diagram "Zero Page"






Figure (18): AND, CMP, EOR, LDA, LDY, ORA - Timing Diagram "Zero Page, X"




Figure (19): AND, BIT, CMP, CPX, CPY, EOR, LDA, LDX, LDY, ORA - Timing Diagram "Absolute"






Figure (20): AND, CMP, EOR, LDA, LDY, ORA - Timing Diagram "Absolute, X" - no page crossing




Figure (21): AND, CMP, EOR, LDA, LDY, ORA - Timing Diagram "Absolute, X" - page crossing






Figure (22): AND, CMP, EOR, LDA, LDX, ORA - Timing Diagram "Absolute, Y" - no page crossing





Figure (23): AND, CMP, EOR, LDA, LDX, ORA - Timing Diagram "Absolute, Y" - page crossing






Figure (24): AND, CMP, EOR, LDA, ORA – Timing Diagram "(Indirect, X)"




Figure (25): AND, CMP, EOR, LDA, ORA - Timing Diagram "(Indirect), Y" - no page crossing






Figure (26): AND, CMP, EOR, LDA, ORA - Timing Diagram "(Indirect), Y" - page crossing



BCC, BCS, BVC, BVS, BPL, BMI, BEQ, BNE




Figure (27): BCC, BCS, BVC, BVS, BPL, BMI, BEQ, BNE - Timing Diagram "no branch, same page"




Figure (28): BCC, BCS, BVC, BVS, BPL, BMI, BEQ, BNE - Timing Diagram "no branch, different page"



BCC, BCS, BVC, BVS, BPL, BMI, BEQ, BNE (cont.)




Figure (29): BCC, BCS, BVC, BVS, BPL, BMI, BEQ, BNE - Timing Diagram "branch, same page"





Figure (30): BCC, BCS, BVC, BVS, BPL, BMI, BEQ, BNE - Timing Diagram "branch, different page"



BRK





Figure (31): BRK – Timing Diagram "Implied"



ASL, LSR, ROL, ROR, DEC, INC




Figure (32): ASL A, LSR A, ROL A, ROR A – Timing Diagram "Immediate"




Figure (33): ASL, LSR, ROL, ROR, DEC, INC - Timing Diagram "Zero Page"

ASL, LSR, ROL, ROR, DEC, INC (cont.)




Figure (34): ASL, LSR, ROL, ROR, DEC, INC - Timing Diagram "Zero Page, X"





Figure (35): ASL, LSR, ROL, ROR, DEC, INC - Timing Diagram "Absolute"



ASL, LSR, ROL, ROR, DEC, INC (cont.)





Figure (36): ASL, LSR, ROL, ROR, DEC, INC - Timing Diagram "Absolute, X"



CLC, CLD, CLI, CLV, DEX, DEY, INX, INY, SEC, SED, SEI, TAX, TAY, TSX, TXA, TYA




Figure (37): CLC, CLD, CLI, CLV, DEX, DEY, INX, INY, SEC, SED, SEI, TAX, TAY, TSX, TXA, TYA – Timing Diagram



JMP




Figure (38): JMP – Timing Diagram "Absolute"





Figure (39): JMP – Timing Diagram "Indirect"



JSR





Figure (40): JSR – Timing Diagram



NOP, TXS




Figure (41): NOP, TXS – Timing Diagram



PLA, PLP




Figure (42): PLA, PLP - Timing Diagram "Implied"



PHA, PHP




Figure (43): PHA, PHP – Timing Diagram "Implied"



RTI




Figure (44): RTI – Timing Diagram "Implied"



RTS





Figure (45): RTS – Timing Diagram "Implied"



STA, STX, STY




Figure (46): STA, STX, STY – Timing Diagram "Zero Page"




Figure (47): STA, STY – Timing Diagram "Zero Page, X"



STA, STX, STY (cont.)




Figure (48): STX – Timing Diagram "Zero Page, Y"




Figure (49): STA, STX, STY – Timing Diagram "Absolute"



STA, STX, STY (cont.)




Figure (50): STA – Timing Diagram "Absolute, X"




Figure (51): STA – Timing Diagram "Absolute, Y"



STA, STX, STY (cont.)




Figure (52): STA – Timing Diagram "(Indirect, X)"





Figure (53): STA – Timing Diagram "(Indirect), Y"





Instruction Table

	0	-	7	3	4	NO.	9	_	∞	6	A	B	C		田	1	
F																	F
E	ASL ABS	ASL ABS,X	ROL ABS	ROL ABS,X 3 7	LSR ABS 3 6	LSR ABS,X 3 7	ROR ABS 3 6	ROR ABS,X 3 7	STX ABS 3 4		LDX ABS 3 4	LDX ABS,Y 3 4*	DEC ABS 3 6	DEC ABS,X 3 7	INC ABS 3 6	INC ABS,X 3 7	E
D	ORA ABS	ORA ABS,X 3 4*	AND ABS	AND ABS,X 3 4*	EOR ABS 3 4	EOR ABS,X 3 4*	ADC ABS 3 4+	ADC ABS,X 3 4*+	STA ABS 3 4	STA ABS,X 3 5	LDA ABS 3 4	LDA ABS,X 3 4*	CMP ABS 3 4	CMP ABS,X 3 4*	SBC ABS 3 4+	SBC ABS,X 3 4*+	D
C			BIT ABS 3 4		JMP ABS 3 3		JMP (ABS) 3 5		STY ABS 3 4		LDY ABS 3 4	LDY ABS,X 3 4*	CPY ABS 3 4		CPX ABX 3 4		C
В																	В
A	ASL Accum		ROL Accum		LSR Accum 1 2		ROR Accum 1 2		TXA Implied 1 2	TXS Implied 1 2	TAX Implied 1 2	TSX Implied 1 2	DEX Implied 1 2		NOP Implied 1 2		A
6	ORA IMM 7	ORA ABS,Y 3 4*	AND IMM 2 2	AND ABS,Y 2 4**	EOR IMM 2 2	EOR ABS,Y 3 4*	ADC IMM 2 2+	ADC ABS,Y 3 4*+		STA ABS,Y 3 5	LDA IMM 2 2	LDA ABS,Y 3 4*	CMP IMM 2 2	CMP ABS,Y 3 4*	SBC IMM 2 2+	SBC ABS,Y 3 4*+	6
8	PHP Implied	CLC Implied	PLP Implied	SEC Implied 1 3	PHA Implied 1 3	CLI Implied 1 3	PLA Implied 1 3	SEI Implied 1 3	DEY Implied 1 3	TYA Implied 1 3	TAY Implied 1 3	CLV Implied 1 3	INY Implied 1 3	CLD Implied 1 3	INX Implied 1 3	SED Implied 1 3	%
7																	7
9	ASL ZP	ASL ZP,X 2 6	ROL ZP	ROL ZP,X 2 6	LSR ZP 2 5	LSR ZP,X 2 6	ROR ZP 2 5	ROR ZP,X 2 6	STX ZP 2 3	STX ZP,Y 2 4	LDX ZP 2 3	LDX ZP,Y 2 4	DEC ZP 2 5	DEC ZP,X 2 6	INC ZP 2 5	INC ZP,X 2 6	9
3	ORA ZP	ORA ZP,X 2 4	AND ZP 2 3	AND ZP,X 2 4	EOR ZP 2 3	EOR ZP,X 2 4	ADC ZP 2 3+	ADC ZP,X 2 4+	STA ZP 2 3	STA ZP,X 2 4	LDA ZP 2 3	LDA ZP,X 2 4	CMP ZP 2 3	CMP ZP,X 2 4	SBC ZP 2 3+	SBC ZP,X 2 4+	જ
4			BIT ZP 2 3						STY ZP 2 3	STY ZP,X 2 4	LDY ZP 2 3	LDY ZP,X 2 4	CPY ZP 2 3		CPX ZP 2 3		4
3																	3
2																	2
1	ORA (IND,X)	ORA (IND),Y 2 5*	AND (IND,X)	AND (IND),Y 2 5**	EOR (IND,X) 2 6	EOR (IND),Y 2 5*	ADC (IND,X) 2 6	ADC (IND),Y 2 5*+	STA (IND,X) 2 6	STA (IND),Y 2 6	LDA (IND,X) 2 6	LDA (IND),Y 2 5**	CMP (IND,X) 2 6	CMP (IND),Y 2 5**	SBC (IND,X) 2 6+	SBC (IND),Y 2 5*+	1
0	BRK Implied	BPL Relative	JSR ABS 3 6	BMI Relative 2 2***	RTI Implied 1 6	BVC Relative 2 2***	RTS Implied 1 6	BVS Relative 2 2***		BCC Relative 2 2***	LDY IMM 2 2	BCS Relative 2 2***	CPY IMM 2 2	BNE Relative 2 2***	CPX IMM 2 2	BEQ Relative 2 2***	0
	0	1	7	8	4	w	9	7	∞	6	A	В	ပ	Q	H	14	



Index

This section contains an alphabetical list of helpful document entries with their corresponding page numbers.