

Siege, a physics-based game for FPGA

Game report

Felix Bowyer

0. Contents

1	Initial task	2
2	VGA Protocol	2
2.1	Overview	2
2.2	Sync circuit design	2
2.3	Drawing a pixel	3
3	Sprites	4
3.1	Sprite file format	4
3.2	Generating sprites	5
3.3	Drawing the info bar	5
3.3.1	ROM IP block	5
3.3.2	Selecting a pixel to draw	5
3.3.3	Decoding a pixel value	6
3.4	Drawing other sprites	6
3.4.1	Non-fixed position sprites	7
3.4.2	Non-rectangular sprites	7
3.4.3	Changing sprites	7
4	Game design	8
4.1	Menus	8
4.2	Physics simulation	8
4.3	7-segment display	9
5	Testing	10
6	Reflection	11
7	Appendix	12
	References	23

Initial task

VGA Protocol

2.1. OVERVIEW—The VGA protocol controls a screen with 5 outputs - 3 4-bit lines for red, green and blue pixel density, and 2 1-bit pulse control signals for horizontal and vertical sync.

VGA was created for CRT (Cathode ray tube) screens, which work by directing a single cathode ray across the screen, left to right, top to bottom. The intensity of the ray at a point determines the colour of the pixel at that point. Since a beam cannot be instantaneously moved, at the borders of the screen there are some "blanking" cycles in which no pixels are drawn, but the beam is given time to move across the screen to where the next pixel needs to be drawn.




Fig. 1. VGA blanking, border and display regions.¹

hsync and vsync are put high when the beam should be at the start of their respective blanking intervals. These sync signals tell the screen how to move the beam in order to produce the required resolution. There is also a small border region around the actual displayed area - this is mostly to prevent pixels being written during the blanking region. Although most screens are now LCD and therefore do not require a blanking interval, the VGA protocol is still the same regardless.

2.2. SYNC CIRCUIT DESIGN—To prevent screen tearing, any processing which effects pixels shown on the screen should be done only in the blanking region. This stops the image being updated during drawing, preventing tearing.

For the game, hsync and vsync are controlled by two counters, hcount_reg and vcount_reg. hcount_reg is incremented every clock cycle, and reset to 0 at the end of a row of pixels (at hcount_reg == 11'd1903). vcount_reg is incremented at the end of each row of pixels, and reset at the end of the last row (where vcount_reg == 10'd931).

```
// Assign hsync and vsync bools based on hcount and vcount
assign hsync = ~((hcount_reg >= 0) && (hcount_reg <= 151));
assign vsync = (vcount_reg >= 0) && (vcount_reg <= 2);

// Assign drawing region bool if in the drawing region
assign in_drawing_region = ((hcount_reg >= 384) && (hcount_reg <= 1823) && (vcount_reg >= 31) && (vcount_reg <= 930));
```

Fig. 2. Code assigning hsync, vsync, and in_drawing_region.

Not counting the blanking and border regions, we have a drawing region between virtual pixel 384 and 1823 horizontally, and 31 and 930 vertically. Therefore, the game has an addressable resolution of 1440x900.

The counter-controlled sync system is designed with the counters as D-type flip-flop counters, where hcount is enabled with the clock, and vcount is enabled once hcount reaches 1903 (at which point TC goes high). Comparators are used to assign a boolean value to hsync, vsync and in_drawing_region, based on the value of the counters.




Fig. 3. Design of counter-sync system.

```
always @(posedge clk) begin
    hcount_reg <= hcount_reg + 1;
    if (hcount_reg == 11'd1903) begin
        hcount_reg <= 0;
        vcount_reg <= vcount_reg + 1;
        if (vcount_reg == 10'd931) begin
            vcount_reg <= 0;
        end
    end
end
```

Fig. 4. Verilog counter system.

In Verilog, this logic is implemented using an always statement, as seen in Fig. 4. Each count is a register which is incremented as described above. An assign statement is used with comparators in Fig. 2 to implement the rest of the logic. When this program is synthesised and implemented on the FPGA board, the resulting circuit is optimised to be very similar to the design in Fig. 3.

2.3. DRAWING A PIXEL—In order to actually draw a pixel to the screen, we introduce the 12-bit pix register (where pix[11:8] is the 4 bits for red, pix[7:4] is for green and pix[3:0] is for blue). As module output, we have pix_{r,g,b}, each of which is 4-bits and corresponds to the relevant pins of the VGA connector in the constraints file. hsync and vsync also directly correspond to a VGA pin in the constraints.

To choose the colour of a pixel to draw, we set pix to the desired 12-bit value. For example, to set it to a pure red, we could use pix <= 12'hF00. When drawing, hcount and vcount are effectively used as pointers to the coordinates of the pixel to be drawn this clock cycle. Therefore, we can define a region (using comparators) in which we should draw a colour. For example, assign in_banner_region = ((hcount >= 384) && (hcount < 1824) &&

(vcount >= 31) && (vcount < 131)); * defines the rectangular region in which to draw the info bar at the top of the screen (which is a sprite and will be explained in more detail later - for now assume it is a solid colour). If we want to draw coloured pixels in that region, we assign `pix_{r,g,b}` to be coloured when `hcount` and `vcount` are in the region, and black if not. Since 1 pixel is drawn per clock cycle in the drawing region, this doesn't use up any clock cycles unnecessarily to draw black outside the region.

```
assign pix_r = (draw_en) ? (pix[11:8]) : 4'b0000;  
assign pix_g = (draw_en) ? (pix[7:4]) : 4'b0000;  
assign pix_b = (draw_en) ? (pix[3:0]) : 4'b0000;
```

Fig. 5. `pix{r,g,b}` assignment.

Using this system, it becomes easy to define regions and colours to draw in those regions. However, to draw more complex images containing many colours, as well as transparency, we need to use sprites.

Sprites

In Siege, sprites are stored in Block RAM (BRAM), which is implemented through Xilinx IP. Each sprite has a corresponding BRAM IP, which is created using a `.coe` file, which contains 1 hexadecimal digit for each pixel in the sprite. This allows for a maximum of 16 colours per image. Although this number is low, the available BRAM on the FPGA board quite low, and so it is necessary to decrease file sizes where possible.

To allow for a greater colour depth than the 4 bits of a hex digit, the game uses colour palettes. Each hex digit in a `.coe` file corresponds to a 12-bit (3-hex digit, 1 per colour channel) code in the sprite's `.mem` palette file. When sprites are drawn, the code in the `.coe` file is used as an index to look up the higher-depth colour to draw. This allows the sprite `.coe` files to be 3x smaller whilst retaining high colour depth. For most images, 16 colours is more than enough, and if more are required then most of the time the sprite can be split into separate sprites.

3.1. SPRITE FILE FORMAT—A sprite's `coe` file consists of two things.² Firstly, a `memory_initialization_radix`, which tells Vivado which base the data in the file is. Since we are using 1 hex character per colour, this was set to 16 for all files. Secondly, there is a `memory_initialization_vector`, which contains the actual sprite, in the form of a list of hex characters.

* Note that `hcount` and `vcount` values are offset to account for blanking and border regions.

[illegible]

Fig. 6. A sprite .coe file.



Fig. 7.
Zoomed
out.

For every coe file, there is a corresponding palette .mem file. This consists of a list of up to 16 12-bit hex-formatted colour codes (one for each hex digit in the coe file). When drawing the sprite, the hex digit in the coe file is used as an index to look up the correct colour code for the pixel.

```
sprites > ≡ target_palette.mem
```

1	001	A74	E12	874	A84	B95	984	34C	986	853	652	764	C22	C96	C85	C75
---	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----

Fig. 8. A palette mem file.

3.2. GENERATING SPRITES—A Python script, `image_quantizer_coe.py`, was created from scratch using Python’s PIL library to generate `coe` and `palette mem` files. A copy is included in the appendix.

It works by first importing the pixels of an image and adjusting the colour depth to have maximum 16 colours in the image. It then searches through the resulting image, making a list of all colours present. Whilst going through all the pixels, the script assembles the coe file based on the colour it finds. Finally, the program assembles the palette file from the list of colours. Using these files, we can create a ROM IP block holding the coe file, and draw the sprite by decoding each hex value with the palette.

3.3. DRAWING THE INFO BAR

The info bar is a sprite drawn at the top of the screen. In order to draw this sprite, we must set up a few things, starting with instantiating the IP block.

3.3.1. *ROM IP block*—ROM IP works by taking an address wire `addr_a`. The data at this address is then output on a wire `dout_a`. In this case, each input memory address corresponds to a 4-bit pixel value as imported from the `coe` file - once the ROM is clocked, this value is output on `dout_a`. In order to run the VGA output, we earlier used a clock, which we can use for our ROM IP.

3.3.2. *Selecting a pixel to draw*—So far, we have a wire `banner_out`, which contains the pixel value, and `banner_px_count`, containing the index of the pixel to lookup in block memory. Therefore, to access each pixel, we must increment `banner_px_count` by 1 after

Siege - FPGA Game Report

```
banner_rom banner (  
    .clka (clk), // input wire clka  
    .ena (blk_en), // input wire ena  
    .addra(banner_px_count), // input wire [17 : 0] addra  
    .douta(banner_out) // output wire [3 : 0] douta  
);
```

Fig. 9. The info bar's IP instantiation.

drawing a pixel, allowing us to draw successive pixels in the order they are in memory.

We only want to draw pixels for a sprite in a certain area. To achieve this, we assign a boolean value representing rectangular region for the sprite to be drawn in, similarly to how `in_drawing_region` was defined. When the program is drawing a pixel in this region, `banner_px_count` should be incremented. This count is reset at the end of drawing each frame so that the 1st pixel is drawn first each time.

```
assign in_banner_region = ((hcount >= 384) && (hcount < 1824) && (vcount >= 31) && (vcount < 131));  
if (in_banner_region) begin  
    banner_px_count <= banner_px_count + 1;  
end
```

Fig. 10. Defining the info banner region, and incrementing the pixel count.

3.3.3. Decoding a pixel value—To draw the correct colour, we must use the value from the ROM's output to look up the colour in the palette. To achieve this, the palette mem file is imported into a 2d register using `$readmemh`. Then, the output from the block memory `banner_px_count` is used as an index into the palette array to obtain the colour of the pixel to draw. This actual colour code to be drawn is then stored in the `pix` 12-bit register. As described in §2, the value in the `pix` register is assigned to the outputs `pix_{r,g,b}`, in order to draw that colour to the screen.

```
if (in_banner_region) begin  
    draw_en <= 1;  
    pix <= banner_palette[banner_out];  
end  
// assign current pixel values to outputs  
assign pix_r = (draw_en) ? (pix[11:8]) : 4'b0000;  
assign pix_g = (draw_en) ? (pix[7:4]) : 4'b0000;  
assign pix_b = (draw_en) ? (pix[3:0]) : 4'b0000;
```

Fig. 11. Decoding a pixel value with the palette, and assigning it to outputs.

This system of using a pixel counter, which is incremented after a pixel from the sprite is drawn, changing the colour of the next pixel to draw is very successful in drawing sprites, and even allows multiple sprites to be drawn on top of each other.

3.4. DRAWING OTHER SPRITES—The info bar is in many ways an ideal sprite to draw - it has a fixed position, is a perfect rectangle, and doesn't require other sprites to be drawn on top of it. However, in the game, there are sprites which aren't so ideal - how do we draw them?

3.4.1. Non-fixed position sprites—The cannonball is a user-controlled moving sprite, which is shot across the screen. Therefore, it's position needs to be able to change.

The easiest way to do this under the current system is to assign the sprite's drawing region to be dependent on registers holding the current position of the cannonball. We assign the region as follows:

```
assign in_cannonball_region = ((hcount >= (384 + cannonball_x)) &&
(hcount < (384 + cannonball_x + cannonball_size)) && (vcount >= (31 +
cannonball_y)) && (vcount < (31 + cannonball_y + cannonball_size)));
```

This causes the region that the cannonball is rendered in to vary with `cannonball_x` and `cannonball_y`, since `in_cannonball_region` is just a combinatorial output wire of it's products.

3.4.2. Non-rectangular sprites—Not all sprites in the game are rectangular. In particular, the cannonball and target sprites are rough circles. Since for both sprites we need to be able to draw behind them, it is necessary to have transparency.

To achieve this, a sprite's palette is edited so that the background colour is 001. For example, if the image used to generate the script has an FFF white background, then the palette can be manually edited to change FFF to 001. Then, in order to make the background pixels render as transparent, there is a check on assigning `pix`.

Checking the value of `target_palette[target_out]` i.e. the colour of the pixel to render, and only assigning `pix` if it isn't 001, stops transparent areas from affecting the value of `pix`, allowing objects behind it to also render correctly.

```
if (in_target_region && target_palette[target_out] != 12'h001) begin
    draw_en <= 1;
    pix <= target_palette[target_out];
end
```

Fig. 12. Checking for transparent pixels.

3.4.3. Changing sprites—The timer sprite shows the time passed in the game by increasing in size over time. Similarly to transparency, this is achieved by a check on the assignment. We use `if (in_timer_region && (hcount < (394 + game_time + 1))) begin` as a condition (`game_time` slowly increases). This is a quick way to stop any section past a certain point (`394 + game_time + 1`) from rendering. The power bar works in a similar way.

3.4.3. Drawing priority—Some sprites need to be drawn on top of others when drawing within the region of multiple sprites. The order of rendering is resolved by making several assignments to `pix`, of which only the last is still stored in `pix` when `pix_{r,g,b}` are assigned.

Game design

4.1. MENUS—There is a start menu when the game is first started, and an end screen when the game is done. Each one has a sprite directing the player what to do to start the game. During the menu, no other sprites are shown.




Fig. 13. The start screen.



Fig. 14. The end screen.

To make sure only necessary things are being rendered and processed in the menus, a register `game_state` is used. If `game_state == 0`, the start screen is active. If `game_state == 1`, it is in the actual game-playing state, and if `game_state == 2`, the game over screen displays. This can be thought about as a simple Finite State Machine as follows:

State	State 0 action	State 1 action	State 2 action
0	-	BTNC	-
1	-	-	<code>game_time==230</code>
2	BTNL	BTNR	-

Within the game, there are two separate `@(posedge clk)` blocks - one for game logic, and one for rendering. Logic states 0 and 2 only contain very simple code, to detect button pushes, whilst state 1 contains code to do with detecting the firing, simulating the movement, and reacting to collisions of the cannonball.

Similarly, within the rendering block, states 0 and 2 only render the menu sprites. When the game transitions to state 1 (game state), a number of game parameters are reset.

4.2. PHYSICS SIMULATION—The cannonball is shot by the player by holding down `btnc`, charging the power bar, and letting go. The amount of charge in the power bar affects the movement of the cannonball - higher power causes the ball to go further. This is achieved by decreasing the effect of gravity the higher the power is.

Once per frame (when `hcount` and `vcount == 10'd0` to prevent screen tearing), `launch_pwr` is incremented. This continues until `launch_pwr == 25`, at which it resets to 1 - this means that at launch, `launch_pwr` can take a value between 1 and 24 inclusive.

As previously mentioned, `cannonball_x` and `cannonball_y` are used to represent the x and y position of the cannonball. To adjust this, `cannonball_xvel` and `cannonball_yvel` are set to different integer values, and `cannonball_{x,y}` is incremented by `cannonball_{x,y}vel`

every frame.[†]

```
end else if (BTNC) begin
  if (launch_pwr == 25) begin
    launch_pwr <= 1;
  end else begin
    launch_pwr <= launch_pwr + 1;
  end
end
end
```

Fig. 15. Increasing launch power.

The cannonball bounces on the top and bottom of the gameplay area - this is done by detecting when it is out of bounds (by seeing if the cannonball's region is out of the gameplay area's region), and inverting the y velocity.[‡]

The strength of gravity, determined by pwr, is controlled by `accel_app_count`, which is set to be equal to `launch_pwr` at launch. It is then decremented until it reaches 0, at which point `cannonball_yvel` is decremented.[§] This means that yvel is decreased faster when pwr is less, effectively making gravity stronger with lower power shots.

4.3. 7-SEGMENT DISPLAY—During gameplay, the onboard 7-segment display shows the game score (1 point is gained each time a target is hit). The score is stored in a 32-bit score register, which at the start of the game is set to 0. `seginterface.v` and `sevenseg.v` from earlier FPGA labs are used to instantiate a `seginterface` `seg`, whose outputs are passed through to the relevant board pins via `sg` and `an`.

```
set_property -dict { PACKAGE_PIN T10  IOSTANDARD LVCMOS33 } [get_ports { sg[0] }];
set_property -dict { PACKAGE_PIN R10  IOSTANDARD LVCMOS33 } [get_ports { sg[1] }];
set_property -dict { PACKAGE_PIN K16  IOSTANDARD LVCMOS33 } [get_ports { sg[2] }];
set_property -dict { PACKAGE_PIN K13  IOSTANDARD LVCMOS33 } [get_ports { sg[3] }];
set_property -dict { PACKAGE_PIN P15  IOSTANDARD LVCMOS33 } [get_ports { sg[4] }];
set_property -dict { PACKAGE_PIN T11  IOSTANDARD LVCMOS33 } [get_ports { sg[5] }];
set_property -dict { PACKAGE_PIN L18  IOSTANDARD LVCMOS33 } [get_ports { sg[6] }];
```

Fig. 16. 7-seg output constraints.

4-bit sections, each representing a hex digit of `score`, are passed to `seg`'s `dig{0..7}`. By default, this lets the score be displayed, but in hexadecimal - to get it to display in decimal, a hacky workaround is used.

As explained before, `score` is incremented every time the cannonball and target collide.[¶] The target collision area is defined with `in_target_coll`. Every time the score is incremented, a check is performed to see if any digits == 4'd9 i.e. will be incremented to 4'd10 on the next

[†] Note that to allow for negative velocities without converting to/from two's complement, `cannonball_x.yvel == 32` actually represents a velocity of 0. Values below 32 are negative velocity, and above are positive velocity.

[‡] This means adding `yvel-32` if moving upwards, and taking away `32-yvel` if moving downwards initially.

[§] This does introduce a known bug with `yvel` overflowing, which in hindsight is extremely easy to fix by enforcing a terminal velocity.

[¶] The target collision area is slightly smaller than the target sprite, since a rectangle around the target would count collisions through the corner of the area, which does not look like part of the round target.

Siege - FPGA Game Report

clock cycle and therefore display as a hex A. If this is the case, that digit is reset to 0, and the next digit is incremented, making the 7-segment display look like it's displaying a natural base 10 number.

Testing

Two main types of test were used; agile testbenches and unit tests.

Agile tests took place throughout development, after implementation of a feature. Initially, when developing the base vga output system, we used a testbench to ensure hsync and vsync were updated correctly. With programs running on bare hardware, it is difficult to diagnose logic errors, since there is no interactive terminal for debugging. Therefore, it is very useful to analyse input, output and register traces to see what is going wrong. Test benches were also used successfully to diagnose overflow issues with buffer under/overflows with cannonball velocity.

Several tests were also used towards the end of development, targeting different parts of the program, as follows.

Program section	Test no.	Description	Result	Notes
VGA output	1	hsync and vsync are timed correctly (by lab sheet specification)	PASS	Failed initially, hsync was out of sync by 1 clock cycle
	2	Test object does not go out of display area range	PASS	Test object used only during development
	3	Screen tearing doesn't occur when object moving	PASS	Failed initially, changed processing to happen only on hcount, vcount == 0
	4	Screen resolution is correct (1400x900)	PASS	Measured by drawing a set number of pixels across the screen
Sprites	5	Sprites loaded correctly into BRAM	PASS	Tested together. Tested using black and white sprites without palettes
	6	Sprite pixel counts function		
	7	Sprite palettes work correctly	PASS	Initially failed due to little endian indexing, which shuffled colours.

Siege - FPGA Game Report

Program section	Test no.	Description	Result	Notes
Gameplay	8	Power and time bar progressively render correctly	PASS	Power initially failed, since pixel count wasn't being updated on non-render of pixel.
	9	Menus function correctly	PASS	Initially didn't reset game parameters on game restart from end screen.
Physics	10	Power proportionally affects gravity	PASS	Confirmed with testbench, analysing frequency of gravity application.
	11	Cannonball doesn't exhibit unpredictable behaviour	MIXED	Most bugs were fixed - however in the submitted version, a buffer underflow was still present as described previously. This has been fixed since, but is not in the submitted version.
	12	Cannonball stays within bounds	PASS	Cannonball may be partially out of bounds for a single frame, though this is intended and necessary for bouncing to properly occur.

Reflection

I enjoyed this coursework a lot. It allowed me to put into practice what I have learnt about in theory, which is always a good thing. FPGA programming presents unique challenges that come with programming at such a low level, so I value now having experience with that. In particular, detecting logical errors with testbenches, and importing and properly formatting block memory has been unique and challenging.

Creating a game from the ground up has been a good task, because it requires lots of different tasks. Creating reliable VGA output, handling asynchronous inputs, optimising sprites as to not use up all of the block memory, dealing with block memory data lines and endianness, and simulating physics without easy access to floating point numbers have been fun tasks personally to work out.

There are many parts of the game I am proud to have created. Of course, I am happy that the game is complete and fully functioning, but I am particularly happy with how interactive

the whole game is. There are some features (on-screen moving timer, multiple cannon angles, light-up 7-seg displayed score system, and realistic physics simulation) which at the start of the project I considered features to implement if there was enough time at the end. I am also very proud of creating the sprite system - generating coe and palette mem files, reading them into memory correctly, using the palette to decode them, implementing transparency, and drawing them to the screen correctly. It is very satisfying to see my design work correctly having spent so much time implementing it.

If I were to revisit project again, firstly I would iron out the few remaining bugs in the physics simulation to do with buffer overflows. Since the realistic physics was implemented towards the end, less thought was given to it's design, and I feel that spending a little longer designing it would have helped. Another thing I would like to change is to do with sprites; it would be useful to be able to scale sprites up, rather than including huge repeated sections of block memory. This would take some time to implement, but it would free up enough memory to add a full background image to the game, as well as introduce more sprites. It would also be good to implement a frame buffer,³ to allow processing to take place outside of the frame buffer regions. The final change I would make is just to spend some time tidying up the code - whilst it is high quality, it would definitely benefit from parts being moved to different verilog files (as was done with `vga_timing.v` and others). The code around managing block memory could also be greatly reduced, since much of it is repeated.

Over the project, I learnt a lot about how sprite systems work, why palettes are necessary, how and why the VGA protocol works, and how to deal with memory in an extremely low-level way. I also learnt more about controlling external outputs through setting pins, such as with the 7-segment display or LED lights. I also liked the way the project guided me to learning the necessary knowledge through labs.

Appendix

Main file, managing rendering sprites and game logic: `vga_out.v`.

```
1  `timescale 1ns / 1ps
2
3  module vga_out (
4      input clk,
5      //input sw[2:0],
6      input BTNU,
7      input BTND,
8      input BTNL,
9      input BTNR,
10     input BTNC,
11     input RST,
12     output [3:0] pix_r,
13     output [3:0] pix_g,
14     output [3:0] pix_b,
15     output hsync,
16     output vsync,
17     output [6:0] sg,
18     output [7:0] an,
19     output [15:0] LED
20 );
21
22 // Declared as wires - assigned to in combinatorial statement
23 wire [10:0] hcount;
24 wire [9:0] vcount;
```

Siege - FPGA Game Report

```
25 wire in_drawing_region;
26
27 reg [31:0] score = 0;
28 reg [15:0] led_reg = 16'h0000;
29 assign LED = led_reg;
30
31 seginterface seg (
32     .clk(clk),
33     .dig7(score[31:28]),
34     .dig6(score[27:24]),
35     .dig5(score[23:20]),
36     .dig4(score[19:16]),
37     .dig3(score[15:12]),
38     .dig2(score[11:8]),
39     .dig1(score[7:4]),
40     .dig0(score[3:0]),
41     .a(sg[0]),
42     .b(sg[1]),
43     .c(sg[2]),
44     .d(sg[3]),
45     .e(sg[4]),
46     .f(sg[5]),
47     .g(sg[6]),
48     .an(an)
49 );
50
51 // set up vga timings
52 vga_timing vga_timer (
53     .clk(clk),
54     .hsync(hsync),
55     .vsync(vsync),
56     .hcount_reg(hcount),
57     .vcount_reg(vcount),
58     .in_drawing_region(in_drawing_region)
59 );
60
61 reg width = 1440;
62 reg height = 900;
63
64 reg [6:0] squ_size_x = 49;
65 reg [6:0] squ_size_y = 49;
66 reg [10:0] squ_x = 200;
67 reg [9:0] squ_y = 200;
68 reg lr = 1;
69 reg ud = 1;
70
71 wire blk_en = 1;
72
73 // setup banner image
74 reg [17:0] banner_px_count = 0;
75 wire [3:0] banner_out;
76 banner_rom banner (
77     .clka (clk), // input wire clka
78     .ena (blk_en), // input wire ena
79     .addra(banner_px_count), // input wire [17 : 0] addra
80     .douta(banner_out) // output wire [3 : 0] douta
81 );
82 wire in_banner_region;
83 assign in_banner_region = ((hcount >= 384) && (hcount < 1824) && (vcount >= 31) && (
    vcount < 131)); // may need adjusting
84 reg [11:0] banner_palette[0:15];
85
86 // setup brick wall image
87 reg [17:0] wall_px_count = 0;
88 wire [3:0] wall_out;
89 wall_rom wall (
90     .clka (clk), // input wire clka
91     .ena (blk_en), // input wire ena
92     .addra(wall_px_count), // input wire [17 : 0] addra
93     .douta(wall_out) // output wire [3 : 0] douta
94 );
95 wire in_wall_region;
```

Siege - FPGA Game Report

```
96 assign in_wall_region = ((hcount >= 1624) && (hcount < 1824) && (vcount >= 131) && (
    vcount < 931));
97 reg [11:0] wall_palette[0:15];
98
99 // setup target image
100 reg [14:0] target_px_count = 0;
101 wire [3:0] target_out;
102 target_rom target (
103     .clka (clk), // input wire clka
104     .ena (blk_en), // input wire ena
105     .addra(target_px_count), // input wire [14 : 0] addra
106     .douta(target_out) // output wire [3 : 0] douta
107 );
108 wire in_target_region;
109 assign in_target_region = ((hcount >= 1649) && (hcount < 1799) && (vcount >= 156) && (
    vcount < 306));
110 reg [11:0] target_palette[0:15];
111
112 // setup target image 2
113 reg [14:0] target2_px_count = 0;
114 wire [3:0] target2_out;
115 target_rom target2 (
116     .clka (clk), // input wire clka
117     .ena (blk_en), // input wire ena
118     .addra(target2_px_count), // input wire [14 : 0] addra
119     .douta(target2_out) // output wire [3 : 0] douta
120 );
121 wire in_target2_region;
122 assign in_target2_region = ((hcount >= 1649) && (hcount < 1799) && (vcount >= 456) && (
    vcount < 606));
123
124 // setup cannons
125 reg [15:0] cannon_px_count = 0;
126 wire [3:0] cannon_30_out;
127 wire [3:0] cannon_45_out;
128 wire [3:0] cannon_60_out;
129 cannon_30_rom cannon_30 (
130     .clka (clk), // input wire clka
131     .ena (blk_en), // input wire ena
132     .addra(cannon_px_count), // input wire [15 : 0] addra
133     .douta(cannon_30_out) // output wire [3 : 0] douta
134 );
135 cannon_45_rom cannon_45 (
136     .clka (clk), // input wire clka
137     .ena (blk_en), // input wire ena
138     .addra(cannon_px_count), // input wire [15 : 0] addra
139     .douta(cannon_45_out) // output wire [3 : 0] douta
140 );
141 cannon_60_rom cannon_60 (
142     .clka (clk), // input wire clka
143     .ena (blk_en), // input wire ena
144     .addra(cannon_px_count), // input wire [15 : 0] addra
145     .douta(cannon_60_out) // output wire [3 : 0] douta
146 );
147 wire in_cannon_region;
148 assign in_cannon_region = ((hcount >= 384) && (hcount < 584) && (vcount >= 731) && (
    vcount < 931));
149 reg [11:0] cannon_palette[0:15];
150
151 // setup cannonball
152 reg [10:0] cannonball_x = 1;
153 reg [9:0] cannonball_y = 859;
154 reg [6:0] cannonball_size = 7'd40;
155 reg [5:0] cannonball_xvel = 0;
156 reg [6:0] cannonball_yvel = 32; // essentially 0
157 reg cannonball_shot = 0;
158 reg [5:0] launch_pwr = 0;
159 reg [5:0] accel_app_count = 0;
160
161 reg [14:0] cannonball_px_count = 0;
162 wire [3:0] cannonball_out;
163 cannonball_rom cannonball (
164     .clka (clk), // input wire clka
```

Siege - FPGA Game Report

```
165     .ena (blk_en), // input wire ena
166     .addra(cannonball_px_count), // input wire [10 : 0] addra
167     .douta(cannonball_out) // output wire [3 : 0] douta
168 );
169 wire in_cannonball_region;
170 assign in_cannonball_region = ((hcount >= (384 + cannonball_x)) && (hcount < (384 +
    cannonball_x + cannonball_size)) && (vcount >= (31 + cannonball_y)) && (vcount < (31 +
    cannonball_y + cannonball_size)));
171 reg [11:0] cannonball_palette[0:15];
172
173
174 // setup power bar
175 reg [13:0] pwr_px_count = 0;
176 wire [3:0] pwr_out;
177 pwr_rom pwr (
178     .clka (clk), // input wire clka
179     .ena (blk_en), // input wire ena
180     .addra(pwr_px_count), // input wire [13 : 0] addra
181     .douta(pwr_out) // output wire [3 : 0] douta
182 );
183 wire in_pwr_region;
184 assign in_pwr_region = ((hcount >= 384) && (hcount < 634) && (vcount >= 181) && (vcount
    < 231));
185 reg [11:0] pwr_palette[0:15];
186
187 // setup timer bar frame
188 reg [13:0] timerframe_px_count = 0;
189 wire [3:0] timerframe_out;
190 timerframe_rom timerframe (
191     .clka (clk), // input wire clka
192     .ena (blk_en), // input wire ena
193     .addra(timerframe_px_count), // input wire [13 : 0] addra
194     .douta(timerframe_out) // output wire [3 : 0] douta
195 );
196 wire in_timerframe_region;
197 assign in_timerframe_region = ((hcount >= 384) && (hcount < 634) && (vcount >= 131) && (
    vcount < 181));
198 reg [11:0] timerframe_palette[0:15];
199
200 // setup timer bar fill
201 reg [13:0] timer_px_count = 0;
202 wire [3:0] timer_out;
203 timer_rom timer (
204     .clka (clk), // input wire clka
205     .ena (blk_en), // input wire ena
206     .addra(timer_px_count), // input wire [13 : 0] addra
207     .douta(timer_out) // output wire [3 : 0] douta
208 );
209 wire in_timer_region;
210 assign in_timer_region = ((hcount >= 394) && (hcount < 624) && (vcount >= 141) && (
    vcount < 171));
211 reg [11:0] timer_palette[0:15];
212
213 // setup start screen
214 reg [15:0] start_px_count = 0;
215 wire [3:0] start_out;
216 start_rom startscr (
217     .clka (clk), // input wire clka
218     .ena (blk_en), // input wire ena
219     .addra(start_px_count), // input wire [15 : 0] addra
220     .douta(start_out) // output wire [3 : 0] douta
221 );
222 wire in_start_region;
223 assign in_start_region = ((hcount >= 939) && (hcount < 1269) && (vcount >= 425) && (
    vcount < 575));
224 reg [11:0] start_palette[0:15];
225
226 // setup end screen
227 reg [15:0] end_px_count = 0;
228 wire [3:0] end_out;
229 end_rom endscr (
230     .clka (clk), // input wire clka
231     .ena (blk_en), // input wire ena
```

Siege - FPGA Game Report

```
232     .addra(end_px_count), // input wire [15 : 0] addra
233     .douta(end_out) // output wire [3 : 0] douta
234 );
235 wire in_end_region;
236 assign in_end_region = ((hcount >= 939) && (hcount < 1269) && (vcount >= 402) && (vcount
    < 597));
237 reg [11:0] end_palette[0:15];
238
239 // setup target collision boxes
240 wire in_target_coll; // covers target1 and 2: may need to separate if you want different
    scores for each target
241 assign in_target_coll = (((cannonball_x + cannonball_size) >= 1288) && (cannonball_x <
    1392) && ( ((cannonball_y + cannonball_size) >= 148) && (cannonball_y < 252)) || (((
    cannonball_y + cannonball_size) >= 448) && (cannonball_y < 552))) );
242
243 reg [7:0] game_time = 0;
244 reg [4:0] time_inc = 0;
245
246 // import sprite palettes
247 initial begin
248     $readmemh("img_palette.mem", palette);
249     reg [11:0] banner_palette[0:15];
250     $readmemh("banner_palette.mem", banner_palette);
251     $readmemh("wall_palette.mem", wall_palette);
252     $readmemh("target_palette.mem", target_palette);
253     $readmemh("cannon_palette.mem", cannon_palette);
254     $readmemh("cannonball_palette.mem", cannonball_palette);
255     $readmemh("pwr_palette.mem", pwr_palette);
256     $readmemh("timerframe_palette.mem", timerframe_palette);
257     $readmemh("timer_palette.mem", timer_palette);
258     $readmemh("start_palette.mem", start_palette);
259     $readmemh("end_palette.mem", end_palette);
260 end
261
262
263 always @(posedge clk) begin
264     // on each pixel increment pixel counts for each image
265     if (in_banner_region) begin
266         banner_px_count <= banner_px_count + 1;
267     end
268     if (in_wall_region) begin
269         wall_px_count <= wall_px_count + 1;
270     end
271     if (in_target_region) begin
272         target_px_count <= target_px_count + 1;
273     end
274     if (in_target2_region) begin
275         target2_px_count <= target2_px_count + 1;
276     end
277     if (in_cannon_region) begin
278         cannon_px_count <= cannon_px_count + 1;
279     end
280     if (in_cannonball_region) begin
281         cannonball_px_count <= cannonball_px_count + 1;
282     end
283     if (in_pwr_region) begin
284         pwr_px_count <= pwr_px_count + 1;
285     end
286     if (in_timerframe_region) begin
287         timerframe_px_count <= timerframe_px_count + 1;
288     end
289     if (in_timer_region) begin
290         timer_px_count <= timer_px_count + 1;
291     end
292     if (in_start_region) begin
293         start_px_count <= start_px_count + 1;
294     end
295     if (in_end_region) begin
296         end_px_count <= end_px_count + 1;
297     end
298
299
300     // reset pixel counts at end of frame
```


Siege - FPGA Game Report

```
301     if (hcount == 11'd0 && vcount == 10'd0) begin
302         banner_px_count <= 0;
303         wall_px_count <= 0;
304         target_px_count <= 0;
305         target2_px_count <= 0;
306         cannon_px_count <= 0;
307         cannonball_px_count <= 0;
308         pwr_px_count <= 0;
309         timerframe_px_count <= 0;
310         timer_px_count <= 0;
311         start_px_count <= 0;
312         end_px_count <= 0;
313     end
314 end
315
316
317 reg [1:0] cannon_num = 0;
318
319 reg last_btnr = 0;
320 reg last_btnc = 0;
321
322 reg [1:0] game_state = 0;
323 // 0 = start screen
324 // 1 = playing
325 // 2 = game over
326
327 reg left_start = 0;
328
329 wire cannonball_yvel_neg;
330 assign cannonball_yvel_neg = cannonball_yvel < 32;
331
332 always @(posedge clk) begin
333
334     if (RST) begin
335         game_state <= 0;
336         game_time <= 0;
337         score <= 32'h00000000;
338         cannonball_shot <= 0;
339         cannonball_x <= 1;
340         cannonball_y <= 859;
341         cannonball_xvel <= 0;
342         cannonball_yvel <= 0;
343     end
344
345     if (game_state == 0) begin
346         // start screen
347         if (!BTNC && last_btnc) begin
348             game_state <= 1;
349         end
350         last_btnc <= BTNC;
351
352     end else if (game_state == 1) begin
353
354         /*
355         === GAME LOGIC BLOCK ===
356         */
357
358         // change cannon number when btnr is pressed
359         if (BTNR == 1'b1 && last_btnr == 1'b0) begin
360             if (cannon_num != 2'd2) begin
361                 cannon_num <= cannon_num + 1;
362             end else begin
363                 cannon_num <= 0;
364             end
365         end
366
367         // between each frame (so we avoid tearing!!)
368         if (hcount == 11'd0 && vcount == 10'd0) begin
369
370             // set LEDs off when needed
371             if (cannonball_shot) begin
372                 led_reg <= 16'h0000;
373             end
374         end
375     end
376 end
```

Siege - FPGA Game Report

```
374
375 // increment game time
376 time_inc <= time_inc + 1;
377 if (time_inc == 0) begin
378     game_time <= game_time + 1;
379 end
380
381 // end game is applicable
382 if (game_time == 230) begin
383     game_state <= 2;
384 end
385
386 if (accel_app_count == (6'd2 + launch_pwr[5:1])) begin //maybe not 2
387     // every the acceleration pause reaches 1/2 of launch power, reset the
388     // count (and apply the acceleration)
389     accel_app_count <= 0;
390 end else begin
391     accel_app_count <= accel_app_count + 1;
392 end
393
394 // Check if off screen, hasn't been shot, or on target and reset needed
395 if (!cannonball_shot || cannonball_x > 1440 || in_target_coll) begin
396     if (cannonball_x > 1440 || in_target_coll) begin
397         // if off screen or on target, reset
398         launch_pwr <= 0;
399
400         // If target just hit, light up and increase score
401         if (in_target_coll) begin
402             led_reg <= 16'hFFFF;
403             score <= score + 1;
404
405             // Correct score for display
406             if (score[3:0] == 4'd9) begin
407                 score[3:0] <= 4'd0;
408                 score[7:4] <= score[7:4] + 4'd1;
409             if (score[7:4] == 4'd9) begin
410                 score[7:4] <= 4'd0;
411                 score[11:8] <= score[11:8] + 4'd1;
412             if (score[11:8] == 4'd9) begin
413                 score[11:8] <= 4'd0;
414                 score[15:12] <= score[15:12] + 4'd1;
415                 // impossible to score higher than this - no further correction
416             end
417             end
418             end
419             end
420
421         end else if (BTNC) begin
422             // if BTNC is held, increase launch power until it overflows
423             if (launch_pwr == 25) begin
424                 launch_pwr <= 1;
425             end else begin
426                 launch_pwr <= launch_pwr + 1;
427             end
428         end
429
430         // reset the cannonball
431         cannonball_shot <= 0;
432         cannonball_x <= 1;
433         cannonball_y <= 859;
434         cannonball_xvel <= 0;
435         cannonball_yvel <= 0;
436
437         // if cannonball has been shot and is on screen
438         // change velocity and animate cannonball
439         end else if (cannonball_shot) begin
440
441             // Change x pos
442             cannonball_x <= cannonball_x + (cannonball_xvel - 32);
443
444
445             // handle bounds, swap velocity
446             // if bouncing on top of screen
```

Siege - FPGA Game Report

```
447     if (cannonball_y < 101) begin
448         cannonball_y <= 101;
449         // invert velocity if positive
450         if (!cannonball_yvel_neg) begin
451             cannonball_yvel <= 32 - ((cannonball_yvel - 32) / 2);
452         end
453
454         // if bouncing on bottom of screen
455     end else if (cannonball_y > (900 - cannonball_size)) begin
456         cannonball_y = (900 - cannonball_size);
457         // invert velocity if negative
458         if (cannonball_yvel_neg) begin
459             cannonball_yvel <= 32 + ((32 - cannonball_yvel) / 2);
460         end
461
462         // if not bouncing or at terminal velocity
463     end else if (cannonball_yvel != 0) begin
464         if (!cannonball_yvel_neg) begin
465             // if moving up, add yvel-32
466             cannonball_y <= cannonball_y - (cannonball_yvel - 32);
467         end else begin
468             // if moving down, remove 32-yvel
469             cannonball_y <= cannonball_y + (32 - cannonball_yvel);
470         end
471         //cannonball_y <= cannonball_y - (cannonball_yvel - 32); // MAYBE + not -? not
sure
472     end
473
474     // Gravity
475     if (accel_app_count == 0) begin
476         cannonball_yvel <= cannonball_yvel - 1;
477
478     end
479 end
480
481 end else if (!cannonball_shot && BTNC == 1'b0 && last_btnc == 1'b1) begin
482     // BTNC let go
483     // Stop shooting on first press of BTNC (leaving start screen)
484     if (left_start) begin
485         cannonball_shot <= 1;
486         if (cannon_num == 2'd0) begin
487             cannonball_xvel <= 39;
488             cannonball_yvel <= 44;
489         end else if (cannon_num == 2'd1) begin
490             cannonball_xvel <= 42;
491             cannonball_yvel <= 42;
492         end else begin
493             cannonball_xvel <= 44;
494             cannonball_yvel <= 39;
495         end
496     end
497
498 end else begin
499     left_start <= 1;
500 end
501
502 last_btnr <= BTNR;
503 last_btnc <= BTNC;
504
505 // end screen logic
506 end else if (game_state == 2) begin
507     if (BTNL) begin
508         game_state <= 0;
509         game_time <= 0;
510         score <= 32'h00000000;
511         cannonball_shot <= 0;
512         cannonball_x <= 1;
513         cannonball_y <= 859;
514         cannonball_xvel <= 0;
515         cannonball_yvel <= 0;
516     end else if (BTNR) begin
517         game_state <= 1;
518         game_time <= 0;
```

Siege - FPGA Game Report

```
519     left_start <= 0;
520     score <= 32'h00000000;
521     cannonball_shot <= 0;
522     cannonball_x <= 1;
523     cannonball_y <= 859;
524     cannonball_xvel <= 0;
525     cannonball_yvel <= 0;
526     end
527 end
528
529 end
530
531 reg [11:0] pix = 0;
532 reg draw_en;
533
534 always @(posedge clk) begin
535
536     draw_en <= 0;
537
538     if (game_state == 0) begin
539         if (in_start_region) begin
540             draw_en <= 1;
541             pix <= start_palette[start_out];
542         end
543         if (in_banner_region) begin
544             draw_en <= 1;
545             pix <= banner_palette[banner_out];
546         end
547
548     end else if (game_state == 1) begin
549         // game play
550
551         // Drawing logic block
552         // for each pixel in the frame, check if it is in a region and draw it
553
554         if (in_wall_region) begin
555             draw_en <= 1;
556             pix <= wall_palette[wall_out];
557         end
558
559         if (in_cannon_region) begin
560             if (cannon_num == 2'd0 && cannon_palette[cannon_30_out] != 12'h001) begin
561                 draw_en <= 1;
562                 pix <= cannon_palette[cannon_30_out];
563             end else if (cannon_num == 2'd1 && cannon_palette[cannon_45_out] != 12'h001) begin
564                 draw_en <= 1;
565                 pix <= cannon_palette[cannon_45_out];
566             end else if (cannon_num == 2'd2 && cannon_palette[cannon_60_out] != 12'h001) begin
567                 draw_en <= 1;
568                 pix <= cannon_palette[cannon_60_out];
569             end
570         end
571
572         if (in_target_region && target_palette[target_out] != 12'h001) begin
573             draw_en <= 1;
574             pix <= target_palette[target_out];
575         end
576
577         if (in_target2_region && target_palette[target2_out] != 12'h001) begin
578             draw_en <= 1;
579             pix <= target_palette[target2_out];
580         end
581
582         if (in_pwr_region && (hcount < (384 + (10 * launch_pwr)))) begin // extendy bar
583             draw_en <= 1;
584             pix <= pwr_palette[pwr_out];
585         end
586
587         if (in_timerframe_region && timerframe_palette[timerframe_out] != 12'h001) begin
588             draw_en <= 1;
589             pix <= timerframe_palette[timerframe_out];
590         end
591     end
```

Siege - FPGA Game Report

```
592     if (in_timer_region && (hcount < (394 + game_time + 1)) ) begin // doesn't draw
593         right of hcount = 394 + game_time
594         draw_en <= 1;
595         pix <= timer_palette[timer_out];
596     end
597
598     if (in_cannonball_region && cannonball_shot && cannonball_palette[cannonball_out] !=
599         12'h001) begin
600         draw_en <= 1;
601         pix <= cannonball_palette[cannonball_out];
602     end
603
604     if (in_banner_region) begin
605         draw_en <= 1;
606         pix <= banner_palette[banner_out];
607     end
608 end else begin
609     if (in_end_region) begin
610         draw_en <= 1;
611         pix <= end_palette[end_out];
612     end
613     if (in_banner_region) begin
614         draw_en <= 1;
615         pix <= banner_palette[banner_out];
616     end
617 end
618
619 // assign current pixel values to outputs
620 assign pix_r = (draw_en) ? (pix[11:8]) : 4'b0000; //pix[3:0];
621 assign pix_g = (draw_en) ? (pix[7:4]) : 4'b0000;
622 assign pix_b = (draw_en) ? (pix[3:0]) : 4'b0000;
623
624 endmodule
```

Timing module for vga control: vga_timing.v.

```
1  `timescale 1ns / 1ps
2
3  module vga_timing(
4      input clk, // note: add width and height as input for dynamic adjustments
5      output hsync,
6      output vsync,
7      output reg [10:0] hcount_reg,
8      output reg [9:0] vcount_reg,
9      output in_drawing_region
10 );
11
12 // hcount and vcount are initially 0
13 initial begin
14     hcount_reg <= 0;
15     vcount_reg <= 0;
16 end
17
18 // On each clock cycle, iterate hcount and vcount correctly
19 always @(posedge clk) begin
20     hcount_reg <= hcount_reg + 1;
21     if (hcount_reg == 11'd1903) begin
22         hcount_reg <= 0;
23         vcount_reg <= vcount_reg + 1;
24         if (vcount_reg == 10'd931) begin
25             vcount_reg <= 0;
26         end
27     end
28 end
29
30 // Assign hsync and vsync bools based on hcount and vcount
31 assign hsync = ~(hcount_reg >= 0) && (hcount_reg <= 151);
32 assign vsync = (vcount_reg >= 0) && (vcount_reg <= 2);
33
34 // Assign drawing region bool if in the drawing region
35 assign in_drawing_region = ((hcount_reg >= 384) && (hcount_reg <= 1823) && (vcount_reg
    >= 31) && (vcount_reg <= 930));
```

Siege - FPGA Game Report

```
36
37 // Not sure if needed?
38 wire pixclk;
39 clk_wiz_0 clk_ip (
40     // Clock out ports
41     .clk_out1(pixclk),      // output clk_out1
42     // Clock in ports
43     .clk_in1(clk) );      // input clk_in1
44
45 endmodule
```

Lab-created logic for outputting hex digits to 7-seg display: sevenseg.v.

```
1 `timescale 1ns / 1ps
2
3 module sevenseg(
4     input [3:0] sw,
5     output a,
6     output b,
7     output c,
8     output d,
9     output e,
10    output f,
11    output g
12 );
13
14 assign a = (sw[0]&!sw[1]&!sw[2]&!sw[3])|(!sw[0]&!sw[1]&sw[2]&!sw[3])|(sw[0]&sw[1]&!sw
15 [2]&sw[3])|(sw[0]&!sw[1]&sw[2]&sw[3]);
16 assign b = (sw[0]&!sw[1]&sw[2]&!sw[3])|(!sw[0]&sw[1]&sw[2]&!sw[3])|(sw[0]&sw[1]&!sw
17 [2]&sw[3])|(!sw[0]&!sw[1]&sw[2]&sw[3])|(sw[0]&sw[1]&sw[2]&sw[3]);
18 assign c = (!sw[0]&sw[1]&!sw[2]&!sw[3])|(!sw[0]&!sw[1]&sw[2]&sw[3])|(!sw[0]&sw[1]&sw
19 [2]&sw[3])|(sw[0]&sw[1]&sw[2]&sw[3]);
20 assign d = (sw[0]&!sw[1]&!sw[2]&!sw[3])|(!sw[0]&!sw[1]&sw[2]&!sw[3])|(sw[0]&sw[1]&sw
21 [2]&!sw[3])|(sw[0]&!sw[1]&!sw[2]&sw[3])|(!sw[0]&sw[1]&!sw[2]&sw[3])|(sw[0]&sw[1]&sw
22 [2]&sw[3]);
23 assign e = (sw[0]&!sw[1]&!sw[2]&!sw[3])|(sw[0]&sw[1]&!sw[2]&!sw[3])|(!sw[0]&!sw[1]&sw
24 [2]&!sw[3])|(sw[0]&!sw[1]&sw[2]&!sw[3])|(sw[0]&sw[1]&sw[2]&!sw[3])|(!sw[0]&sw[1]&!sw
25 [2]&sw[3]);
26 assign f = (sw[0]&!sw[1]&!sw[2]&!sw[3])|(!sw[0]&sw[1]&!sw[2]&!sw[3])|(sw[0]&sw[1]&!sw
27 [2]&!sw[3])|(sw[0]&sw[1]&sw[2]&!sw[3])|(!sw[0]&sw[1]&sw[2]&sw[3])|(!sw[0]&!sw[1]&sw
28 [2]&sw[3]);
29 assign g = (!sw[0]&!sw[1]&!sw[2]&!sw[3])|(sw[0]&!sw[1]&!sw[2]&!sw[3])|(sw[0]&sw[1]&sw
30 [2]&!sw[3])|(!sw[0]&!sw[1]&sw[2]&sw[3])|(!sw[0]&sw[1]&sw[2]&sw[3]);
31
32 endmodule
```

Lab-created module translating between memory and 7-seg display: seginterface.v.

```
1 `timescale 1ns / 1ps
2
3 module seginterface(
4     input clk, rst,
5     input [3:0] dig7, dig6, dig5, dig4, dig3, dig2, dig1, dig0,
6     output div_clk,
7     output a, b, c, d, e, f, g,
8     output [7:0] an
9 );
10
11 wire led_clk;
12 reg [3:0] dig_sel;
13
14 reg [28:0] clk_count = 11'd0;
15
16 always @(posedge clk)
17     clk_count <= clk_count + 1'b1;
18
19 assign led_clk = clk_count[16];
20 assign div_clk = clk_count[25];
21
22 reg [7:0] led_strobe = 8'b11111110;
23 always @(posedge led_clk)
24     led_strobe <= {led_strobe[6:0], led_strobe[7]};
25 assign an = led_strobe;
26
```

Siege - FPGA Game Report

```
27 reg [2:0] led_index = 3'd0;
28 always @(posedge led_clk)
29     led_index <= led_index + 1'b1;
30
31 always@*
32     case (led_index)
33         3'd0: dig_sel = dig0;
34         3'd1: dig_sel = dig1;
35         3'd2: dig_sel = dig2;
36         3'd3: dig_sel = dig3;
37         3'd4: dig_sel = dig4;
38         3'd5: dig_sel = dig5;
39         3'd6: dig_sel = dig6;
40         3'd7: dig_sel = dig7;
41     endcase
42
43     sevenseg inst_1 (.sw(dig_sel), .a(a), .b(b), .c(c), .d(d), .e(e), .f(f), .g(g));
44
45 endmodule
```

Notes and References

¹ Digilent. VGA Display Controller. <https://learn.digilentinc.com/Documents/269>, 2014. [Online; accessed 12/21].

² Xilinx. COE File Syntax. https://web.archive.org/web/20180309085520/https://www.xilinx.com/support/documentation/sw_manuals/xilinx11/cgn_r_coe_file_syntax.htm, 2018. [Online; accessed 01/22, thorough wayback machine].

³ Will Green. Framebuffers. <https://projectf.io/posts/framebuffers/>, 2020. [Online; accessed 12/21].

⁴ Will Green. Intro to FPGA graphics. <https://projectf.io/posts/fpga-graphics/>, 2020. [Online; accessed 12/21].

⁵ Will Green. Hardware Sprites. <https://projectf.io/posts/hardware-sprites/>, 2020. [Online; accessed 12/21].

⁶ Philip Moorby Donald Thomas. The Verilog Hardware Description Language. Springer Science Business Media, 2008.

⁷ Min-Kuang Wu, Ying-Shieh Kung, Yi-Hsien Huang, and Tz-Han Jung. Fixed-point computation of robot kinematics in fpga. In *2014 International Conference on Advanced Robotics and Intelligent Systems (ARIS)*, pages 35–40, 2014.

⁸ Image-Processing-Toolbox. <https://github.com/Gowtham1729/Image-Processing/blob/master/README.md>, 2020. [Online; accessed 01/22], .coe file description solely.