

November 1986

μPD70616 Programmer's Reference Manual

PRELIMINARY INFORMATION

©1986 NEC Electronics Inc./Printed in U.S.A.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics Inc. The information in this document is preliminary and subject to change without notice.

Preface

The ability to integrate hundreds of thousands of transistors on to a single silicon chip represents one of the most important technological advances. This capability has greatly impacted the design of microprocessors and allowed computer architects to design systems in silicon that even a few years ago where unimaginable. As such, the increase in performance of the next generation of 32-bit microprocessors eclipses that of the current generation 16- and 32-bit devices.

Using these semiconductor and computer architecture advances, NEC has been developing the V-Series microprocessor family. A new microprocessor family, the V-Series has been designed from scratch for implementation using high performance, low power CMOS VLSI technology. The V-Series microprocessors are represented in both the high integration and high performance marketplaces. Beginning in 1984 with the introduction of the V20™ /V30™ microprocessors and the subsequent introduction in 1985 of the V40™/V50™ microprocessors, NEC has been the world leader in the design and production of high integration CMOS 16-bit microprocessors.

This manual describes the architecture of the first of a family of high performance 32-bit microprocessors, the $\mu PD70616$ (V60TM). The $\mu PD70616$ is a general purpose microprocessor with the features of high-end mainframe and super minicomputers. Featuring a sophisticated 32-bit architecture, the $\mu PD70616$ integrates a variety of powerful instructions, data types, addressing modes, virtual memory and a four stage instruction pipeline. Aimed at a wide variety of applications, the $\mu PD70616$ will find widespread use in sophisticated office, real-time and engineering systems.

μPD70616 PROGRAMMER'S REFERENCE MANUAL

PRELIMINARY INFORMATION 1.0

Table of Contents

Section 1	Introduction	1–1
V-Series		1-1
μPD 7061	6 Architecture Overview	1–3
Basic	Architecture	1–3
Virtua	l Memory Management	1-8
Data	Types	1–12
Instru	ction Set	1–14
Syste	m Support Features	1–15
μPD7061	6 Architecture Implementation	1-17
Proce	essor Features	1–17
Pipeli	ine Operation	1–18
Notationa	l Conventions	1-20
Nume	erical Values	1-20
Data	Organization	1-20
Memo	ory Organization	1-21
Abbre	eviations and Special Terminology	1-22
Section 2	Data Types	2–1
	ng	2–1
•	Addressing	2–1
•	ster Addressing	2–3
	ddressing	2-4
Data Typ	es	2-5
Signe	ed Integers	2–5
_	ned Integers	2-6
Bit		2–6
Short	Real	2-6
Long	Real	2–7
Decir	nal	2–7
Chara	acters	2–7
Bit Fi	elds	2–8
Bit St	trings	2-9
Stacks		2-9

Section 3	Register Set	3–1
Program	Register Set	3–3
Gene	eral Purpose Registers	3–3
_	ram Counter (PC)	3–3
Prog	ram Status Word (PSW)	3–3
Privilege	d Register Set	3–7
Stac	k Pointers	3–8
Syst	em Base Register (SBR)	3–8
Task	Register (TR)	3–9
Task	Control Word (TKCW)	3-9
•	em Control Word (SYCW)	3–11
Proc	essor ID Register (PIR)	3–12
Area	Table Registers	3–12
,	Area Table Base Registers (ATBR)	3–13
	Area Table Length Registers (ATLR)	
Add	ress Trap Registers	
	Trap Mode Register (TRMOD)	
	Address Trap Registers (ADTR)	
	Address Trap Mask Registers (ADTMR)	
Prog	gram Status Word 2 (PSW2)	3–15
Section 4	Address Spaces	4-1
Introduc	ction	4-1
Virtual A	Address Space	4-2
Sec	tions	4–3
Are	as	4-4
Pag	les	4–5
Address	Space Notes	4-6
Sec	tion Notes	4-6
Area	a Notes	4-7
Protect	ion	4–9
Exe	cution Levels	4-9
Area	a Protections	4–9
Pag	e Protections	4–9
Memory	Address Space	4–10
I/O Add	ress Space	4-10
1/0	Space Access	4–10
Virt	ual Address Space Mapping	4-10
Multiple	Virtual Address Spaces	4–11
Address	s Translation	4–13
Are	a Table Register Pair	4-14

Area T	ables	4-14
Are	ea Table Entries (ATE)	4–14
Page 1	Tables	4-15
Pag	ge Table Entries (PTE)	4–16
Section 5	Task Management	5–1
Context Sv	witching	5–1
Instruction	Set Support	5–3
Section 6	Instruction Formats and Addressing Modes	6–1
Instruction	Formats	6–1
Format	1	6-2
Format	II	6-3
Format	III	6–4
Format	IV	6-5
Format	: V	6–6
Format	: VI	6-7
Format	VII	6–8
Addressing	Modes	6–11
Calcula	ation of Bit Addresses	6–12
Addres	sing Mode Encoding	6–13
μPD70	616 Addressing Modes	6–15
Re	gister	6–16
Re	gister Indirect	6–17
Re	gister Indirect Indexed	6–18
Au	toincrement	6–19
	todecrement	6–20
	splacement	6-21
Dis	splacement Indexed	6-22
PC	Displacement	6-23
	Displacement Indexed	6–24
Dis	splacement Indirect	6-25
Dis	splacement Indirect Indexed	6–26
PC	Displacement Indirect	6–27
	Displacement Indirect Indexed	6–28
	uble Displacement	6–29
	Double Displacement	6-30
	ect Address	6–31
	rect Address Indexed	6–32
	rect Address Deferred	6–33
_	rect Address Deferred Indexed	6-34

	mmediate	6–35
	mmediate Quick	6–36
Addr	essing Mode Restrictions	6–37
Section 7	μPD70616 Instruction Set	
Section 8	Interrupts and Exceptions	8-1
System I	Base Table	8–1
Interrupt	and Exception Processing	8–3
Interrupt	ts	8-4
Exception	ons	8-4
μPD706	16 Exception Processing	8-5
Serio	ous System Faults	8-5
Syst	em Faults	8–5
Stac	k Invalid Exceptions	8-5
Mem	nory Management Exceptions	8-6
Instr	uction Exceptions	8-7
Arith	metic Exceptions	8-8
Softv	ware Debug Exceptions	8-9
Char	nge Execution Level Exceptions	8–11
Asyr	nchronous Traps	8–11
Emu	lation Mode Exceptions	8-12
Soft	ware Traps	8–13
Interrupt	/Exception Stack Formats	8-14
Exception	on Codes	8–19
Reset		8-20
Interrupt	t/Exception Nesting	8-21
Interrupt	t/Exception Stacks	8–27
Section 9	Software Debug Support	9-1
Instruction	on Trace	9-2
Instr	ruction Trace Control	9–2
Instr	ruction Trace Operation	9–2
Instr	ruction Trace Pending	9–2
UPD	DPSW.W Instruction	9–3
Instr	ruction Trace Note	9–3
Brookno	aint Trans	9_4

μPD70616 PROGRAMMER'S REFERENCE MANUAL

	Address Traps		9-5
		Operation	
		Registers	
		Setup	
		Generation	
		al Mode Address Traps	
		Stack Contents	
		Notes	
Sec	tion 10 V20/V	30 Emulation Mode	
		al Address Modes	10-1
		a Address Wodes	10-1
		s Word (PSW2)	
		ter (PC)	10-2
		Option	10-4
		ation	10-4
		nstruction Set	10-4
		Summary	10-6
		> Emulation Made	10-8
		b Emulation Mode	10-8
		de to Native Mode	10-9
		Space	10–9
		eration	10-9
	Travilation Made N	9	10-10
	Emulation Mode N	lotes	10-10
Sec	tion 11 Function	onal Redundancy Monitor (FRM)	11–1
		tem Configuration	
	Functional Redund	dancy Monitor	11-2
		ıpt	11-3
			11-4
			11-6
qqA	pendix		
•	Appendix A	Instruction Set Summary	A-1
	Appendix B	Instruction Formats	B-1
	Appendix C	Addressing Mode Encodings	C 1

μPD70616 PROGRAMMER'S REFERENCE MANUAL

Section 1 Introduction

The μ PD70616 (V60) is the first member of a family of high performance CMOS 32-bit microprocessors. This section introduces the major features and capabilities of the μ PD70616.

V-Series

The V-Series is a set of original, high performance CMOS microprocessors. The V-Series consists of two distinct families, a family of high integration 16-bit microprocessors and a family of high performance 32-bit microprocessors.

The high integration family consists of the μ PD70108/116 (V20/V30) and the μ PD70208/216 (V40/V50) microprocessors. Using internal 16-bit data paths, these processors have been designed to improve system performance and reduced power consumption while maintaining software compatibility with the previous generation of 16-bit microprocessors.




Figure 1-1. V-Series Microprocessors

The high performance family of 32-bit V–Series microprocessors extend the performance capabilities of the 16-bit V–Series microprocessors. Beginning with the μ PD70616 microprocessor, these VLSI devices have been designed from scratch to take advantage of the ability to integrate nearly 400,000 transistors on a single die. The four main objectives which drove the design of the μ PD70616 architecture were:

- · general purpose architecture
- · application hardware support
- expandable
- high performance

These objectives were established in anticipation of the severe performance requirements that will be placed on 32-bit microprocessors by the next generation of applications.

Currently, microprocessors can be found in a wide variety of applications. Because the range of applications is continuing to grow larger, it is becoming increasing difficult for VLSI designers to predict what will be the requirements of the next generation of machines. This suggests that the design of a microprocessor must take into account flexibility, the ability to mold a microprocessor architecture into many different applications.

Support for high level languages is another design objective given the fact that software is increasingly written using high level languages. Operating systems will also need assistance from the architecture as the complexity and sophistication of both application and system software increases. Virtual memory is a necessary requirement as program complexity grows. Without the protection facilities of a virtual memory system, the development, debug and verification of a large software system would become nearly impossible.

For a variety of reasons, the next generation of applications will standardize on 32-bit architectures that can fit into each market segment. In office automation, it is the ability to manipulate text and numbers that sets one microprocessor over another. In the field of CAD/CAM, the ability to perform high speed numerical calculations dominates the other uses for the systems. In artificial intelligence applications, management of large virtual address spaces and pointers must be efficiently implemented.

At the same time, new applications must be accommodated by the architecture. The conventional architectures which are unable to adapt to an ever changing design environment will be quickly left behind. Microprocessors which do not implement a general purpose architecture, orthogonality or application support are doomed to failure. The $\mu PD70616$ microprocessor has been designed with these goals in mind. Unlike other 32-bit processors which are based on obsolete 8- or 16-bit architectures, the $\mu PD70616$ has introduced a new architecture rather than extending an architecture that is unsuited for VLSI implementation.

μPD70616 Architecture Overview

Generally speaking, the architecture of a computer refers to the structure and resources available to the programmer and more specifically to the instruction set, register set and address spaces. Thus the $\mu PD70616$ architecture refers to the $\mu PD70616$ microprocessor facilities and resources as viewed by the programmer. When the $\mu PD70616$ architecture is realized in silicon, it becomes an implementation of the architecture. Because of various economic and technical restrictions, the complete architecture may not be fully realized until some later date.

Basic Architecture

The basic μ PD70616 architecture is characterized by a general purpose register architecture based on thirty-two 32-bit general purpose registers. The large instruction set is designed to be orthogonal and make full utilization for the register resources. The large number of general purpose registers enables compilers to efficiently allocate registers to improve performance.

The µPD70616 has four execution levels to allow hardware to distinguish between programs with different levels of permissions. Level 0 has complete control of the hardware and is said to be privileged. The other three execution levels are non-privileged and the capabilities of programs at these execution levels is restricted.

Figure 1–2 shows the set of μ PD70616 registers, each being a full 32-bits in length. The register set is divided into two parts, the program register set and the privileged register set. Use of the program register set is unrestricted but system level permissions are required to access the privileged register set.

Program Register Set

The program register set consists of the thirty-two general purpose registers, the PC (program counter) and PSW (program status word). The general purpose registers are each identified by a register ID ranging from 0 to 31 and can be used as temporary storage, accumulators, stacks, base and index registers without restriction. General purpose registers can also be used with the floating point data type making the register set truly versatile.

Of the general purpose registers, three are implicitly selected by instructions and have alternate names. R31 is the SP (stack pointer) and points to the TOS (top of stack) for the current task context. R30 is the FP (frame pointer) and points to the frame activation record of the current procedure context. R29 is called the AP (argument pointer) and points to the list of arguments for the current procedure.

The PC is a 32-bit register that contains the address of the first byte of the current instruction.

The PSW is a 32-bit register which is shared by both the program and privileged register sets. The lower halfword (16-bits) of the PSW contains the condition codes for integer and floating point operations. The upper halfword of the PSW contains system information such as execution level and controls for the software debug and maskable interrupts. The PSW is shown in Figure 1–3.

· Privileged Register Set

Privileged registers are accessible by programs executing at execution level 0 and are used primarily by the operating system to manage the system. The privileged registers are broken down into four functional groups:

- stack pointers
- memory management registers
- system management registers
- software debug registers

Figure 1–2. μPD70616 Register Set

	Register Set	_	Privileged Register Set
R3	0 1 (SP:Stack Pointer)	31	LOSP (Level 0 Stack Pointer)
	0 (FP:Frame Pointer)	 	L1SP (Level 1 Stack Pointer)
R21	9 (AP:Argument Pointer)		L2SP (Level 2 Stack Pointer)
R21	8		L3SP (Level 3 Stack Pointer)
R2	7		ISP (Interrupt Stack Pointer)
R20	6		
R2:	5	31	
R24	4	٦	SBR (System Base Register)
R2:	3	<u> </u>	
R22	2	31	
R2	1		SYCW (System Control Word)
R20	0		
R19	9	31	TR (Task Register)
R18	3	——	TKCW (Task Control Word)
R17	7	L	THOM (TEER COMMON WORL)
R16	6		
R15	5	31	PIR (Processor ID Register)
R14		<u> </u>	The (Freedom In Tragiotal)
R13	3	31	
R12	2		ATBR0 (Area Table Base Register 0)
R1	1		ATLR0 (Area Table Length Register 0)
R10)		ATBR1 (Area Table Base Register 1)
R9			ATLR1 (Area Table Length Register 1)
RB			ATBR2 (Area Table Base Register 2)
R7			ATLR2 (Area Table Length Register 2)
R6			ATBR3 (Area Table Base Register 3)
R5			ATLR3 (Area Table Length Register 3)
R4			
R3		. .	
R2		31	TRMOD (Trap Mode Register)
R1			ADTR0 (Address Trap Register 0)
Ro			ADTMR0 (Address Trap Mask Register 0)
			ADTR1 (Address Trap Register 1)
	0		ADTMR1 (Address Trap Mask Register 1)
PC (Prog	ram Counter)		AD IMINI (ADDIESS TIAD MASK REGISTER I)
	0	31	




Figure 1-3. PSW Format

Each of the execution levels has its own stack pointer with a separate interrupt stack pointer for a combined total of five stack pointers. The SP register is actually one of these registers depending on the current execution level. Each time the execution level changes or an interrupt occurs, the μ PD70616 will automatically save the current stack pointer and switch to the new stack pointer.

The memory management registers are used to keep the base address and length information for the memory resident address translation tables. The memory management register set consists of four pairs of area table base and length registers.

The system management registers are used to control to operation of the system. The task register points to the task control block of the current task context while the task control word defines the operating environment for the task. The system-wide operating environment for virtual address spaces and asynchronous traps is contained in the system control word. The system base register holds the base address of the system interrupt.exception vectors. PSW2 is the PSW used by emulation mode programs.

The five software debug registers are used for controlling address traps. One register is used as an enable for the traps and the other four consist of two pairs of address and address mask registers.

Instruction Formats

A $\mu PD70616$ instruction can range in length from 1 to 22 bytes depending on the type instruction, the number of operands and the operand addressing modes. The $\mu PD70616$ is a two address machine with the addressing mode assignment specified independently for each operand. Using independent operand addressing modes, a single ADD opcode can be used to implement register-register, memory-register and memory-memory operations.

· Addressing Modes

A large number of powerful addressing modes is another distinguishing characteristic of the μ PD70616 architecture. The μ PD70616 has 21 addressing modes for byte addressable data and 18 addressing modes for bit addressable data.

In addition to the standard addressing modes, other enhancements have been made. Three different size displacements can be specified allowing an assembler to optimize the size of the displacement field. Indirect memory addressing supports the use of pointers and any of the general purpose registers can serve as a base or scaled index register. To promote the use of position independent PC relative addressing, the PC can also be specified as a base register. Table 1–1 and Figure 1–4 depict the various addressing modes available.

Table 1-1. μPD70616 Addressing Modes

Addressing Mode	Syntax
Register	Rn
Register Indirect	[Rn]
Register Indirect Indexed	[Rn](Rx)
Autoincrement	[Rn+]
Autodecrement	[-Rn]
Displacement	disp [Rn]
PC Displacement	disp [PC]
Displacement Indexed	disp[Rn](Rx)
PC Displacement Indexed	disp [PC] (Rx)
Displacement Indirect	[disp [Rn]]
PC Displacement Indirect	[disp [PC]]
Displacement Indirect Indexed	[disp[Rn]](Rx)
PC Displacement Indirect Indexed	[disp [PC]] (Rx)
Double Displacement	disp1 [disp2 [Rn]]
PC Double Displacement	disp1 [disp2 [PC]]
Direct Address	/addr
Direct Address Indexed	/addr (Rx)
Direct Address Deferred	[/addr]
Direct Address Deferred Indexed	[/addr] (Rx)
Immediate	#value
Immediate Quick	#value (1-15)

Addressing Mode Addressing Mode Operand Addressing Operand Addressing #value #value (0-15) Rn [Rn] [Rn](Rx) [Rn+] [-Rn] disp[Rn] disp[PC] disp[Rn](Rx) disp[PC](Rx) [disp[Rn]] [disp[PC]] [disp[PC]](Rx) [disp[Rn]](Rx) disp1[disp2[PC]] disp1[disp2[Rn]] /addr /addr(Rx) ١٩١ [/addr](Rx) [/addr] 86-219

Figure 1-4. Addressing Mode Operations

Virtual Memory Management

The μ PD70616 incorporates an on-chip MMU (memory management unit) which maps each 4GB virtual address space into a 16MB physical address space. The MMU permits each task to have an independent virtual address space or to share a subset with one or more other tasks. Protection, preventing tasks with insufficient privilege from accessing code or data, is also enforced by the MMU.

The linear 4GB virtual address space is divided into 4KB pages for the purpose of demand paging. Demand paging permits portions of the virtual address to be swapped out to low cost secondary storage. This allows programs to be written without regard to the amount of physical memory because the operating system and MMU provides an illusion of a full 4GB physical memory.

Address Space Structure

The size of a virtual address space can range as high as 4GB. An operating system is capable of managing multiple virtual address spaces where each space is independent or shared as shown in Figure 1–6. Address space sharing can be implemented at different levels depending on the individual requirements.

Each virtual address space is split into four 1GB sections. A section is the first unit of shared virtual address space. For example, sections 10 and 11 can be common to all tasks and contain the system utility and operating system programs while section 00 and 01 are unique to each task.

Each section is further divided into 1024 areas. An area is a 1MB region and can be shared between two tasks and used for inter-task communication.

An area is broken down into 256 pages, each 4KB in size. The page is the basic unit of memory management and the virtual memory facility is implemented by swapping pages.




Figure 1-5. μPD70616 Address Space




Figure 1-6. Multiple Virtual Address Spaces

· Protection Mechanisms

1.0

Protection mechanisms are implemented at the both the area and page levels. Area level protections compare the current execution level with the execution level required for the particular access. Page level protections are used to mark the page as readable, writable or executable. An access is permitted only when both protection criteria have been satisfied, otherwise a memory management exception will occur.

Address Translation

When virtual mode is enabled, virtual addresses must be translated into physical addresses before the access is performed. Address translation involves an area table register pair, an area table and a page table. Refer to Figure 1–7 for an example of address translation.

Figure 1-7. Address Translation

The 32-bit virtual address is split into fields for the purpose of address translation. First, the upper two bits are used to identify the section by selecting one of the four area table registers pairs. The area table register pair contains a the base address and length of the memory resident area table to be used in the next step of the translation.

Using the base address from the previous step, bits 20:29 of the virtual address are used as the offset into the area table to select the ATE (area table entry). The selected ATE contains the base address of the page table to be used in the second level of translation and the permissions required to access this area. If the access permissions are not met, the translation is aborted and an exception will occur.

Next, bits 12:19 of the virtual address are used as an offset in the page table to select a PTE (page table entry). The PTE contains the physical base address of the page, whether it is physical present and the page level access permissions.

If the page level protections are met, the access can occur and low order 12 bits of the virtual address are concatenated with the page base address obtained from the PTE to form the physical memory address.

Address translation and the associated table lookups are an inherently slow process and a hardware assist is required. Accesses to programs and data are generally sequential and localized. The μ PD70616 can take advantage of this and cache the last 16 address translations on-chip in a high speed TLB (translation look-aside buffer). If the section, area and page ID fields match an entry in the TLB and the permissions are satisfied, the address translation will occur immediately and without any performance penalty.




Figure 1–8. Virtual → Physical Address Translation

Data Types

The μPD70616 supports a wide range of data types and instructions to operate on each data type. These data types include not only the widely used integer and character string data types but also bit, bit field and bit string data types. The μPD70616 also supports IEEE standard floating point arithmetic as part of the basic instruction set.

· Signed Integer

Signed integers are represented in two's complement format in byte (8-bit), halfword (16-bit), word (32-bit) and doubleword (64-bit) sizes. A wide range of data transfer and arithmetic operations on signed integers are supported.

Unsigned Integer

Unsigned integers are available in byte (8-bit), halfword (16-bit), word (32-bit) and doubleword (64-bit) sizes. A wide range of data transfer, arithmetic and logical operations on unsigned integers are supported.

Floating Point

The µPD70616 floating point data types and operations conform to the IEEE 754 standard. Floating point data can be represented in either the short real (32-bit) or long real (64-bit) formats. Like integers, floating point data can reside in any of the general purpose registers. Instruction set support for floating point data types includes data transfer, arithmetic and conversion operations.

Pointer

In the μ PD70616 a pointer is represented as an unsigned 32-bit integer. Instruction set support for the pointer data type allows calculation of the effective address of operands for parameter passing.

Decimal

The decimal data type is used for calculations in BCD format. Addition, subtraction and conversion instructions are available for the decimal data type.

• Bi

The bit data type refers to a single bit within a word. Bits are typically used as Boolean variables and can be set, cleared, complemented and tested.

· Bit Field

Bit fields are variable length data structures that are a subset of the integer data types. Bit fields range from 0 to 32 bits in length and are used to pack signed and unsigned integers. Instructions are available to insert, extract and compare bit fields.

Bit String

Bit strings are variable length logical data structures ranging from 0 to 4 gigabits in length. Bit strings begin and end on any arbitrary bit boundary. Any logical operation can be performed on bit strings as well as searching bit strings for a 0 or 1 bit.

Character String

Character strings are used to efficiently manipulate text using either byte or halfword characters. Operations on character data include data transfer, comparison and searching.

Bit bit number Byte MSB LSB Integers Halfword LSB MSB Word LSB Doubleword MSB LSB Short Real R e a l s mantissa өхр Long Real D e c i Packed DL m Unpacked DH DL a I Character g Byte A+2n-3 A+2n-2 A+1 Halfword 'B' Bit Field Bit String

Figure 1-9. Data Type Formats

Instruction Set

Besides the comprehensive instruction set for each of the data types, the μ PD70616 instruction set contains support for high level languages, context switching and other applications. Instructions which manipulate system hardware or data structures are privileged and require the processor to be at execution level 0.

· Control Transfer

Control transfer instruction set support includes conditional and unconditional branches, looping and subroutine call/return instructions.

· Procedure Calling

Procedure calling is an important requirement for the efficient execution of high level languages. The $\mu\text{PD70616}$ supports procedure calls and returns as well as instructions for the management of the local stack frames. Figure 1–10 is an example of a typical procedure call and return.

Context Switching

Rapid switching of task contexts is a requirement of any multi-tasking operating system. The µPD70616 instruction set supports this requirement by loading and storing task contexts with a single instruction.

· Virtual Memory Management

Virtual memory requires the maintenance of translation tables and the TLB (translation look-aside buffers). A number of instructions are dedicated to read and update table entries, translate a virtual address to a physical address and control the operation of the memory management unit.

Input/Output

Input/output instructions are used to communicate with external peripheral devices in the I/O address space. Peripherals can be accessed either using the standard I/O instructions or via the virtual I/O facility by any instruction that references memory.

Multiprocessing

In order to support the efficient implementation of multiprocessor systems, the instruction set primitives for test and set and compare and exchange operations are provided.




Figure 1-10. Procedure Call/Return

System Support Features

System support features are those facilities that assist in the development of both system and application software. The $\mu PD70616$ provides a number of aids for the implementation of operating systems and the debug of programs.

Asynchronous Traps

Asynchronous traps are designed to simplify the implementation of multi-tasking operating systems. Many operating system services are interrupt driven and a dilemma is presented by how to inform the operating system of asynchronous events in a well defined and consistent manner. Asynchronous traps provide this consistent interface between operating system routines.

This communication between operating system routines is called an AST (Asynchronous System Trap). The ATT (Asynchronous Task Trap) is a similar facility used by the operating system to inform a task of an event.

· Software Debug Support

As the size and complexity of application and system software grows, so to does the task of debugging the program. The µPD70616 architecture provides three powerful software debug aids designed to minimize the amount of time spent debugging programs. Instruction trace and instruction breakpoints are standard tools used in software debug. In addition, a powerful tool called address traps is also available. Address traps combine a region of addresses with the type access (read/write/execute). Each memory access is checked and a trap will occur whenever the trap criteria is met. The capabilities are further enhanced by providing two independent sets of address trap registers for use in software debug.




Figure 1-11. Address Traps

Active address trap range

μPD70616 Architecture Implementation

The μPD70616 is the first realization of the V-Series 32-bit architecture in a high performance CMOS VLSI process.

Processor Features

In addition to the implementation of the 32-bit V–Series architecture, the μ PD70616 includes the following additional features:

· Emulation Mode

Emulation mode allows software developed for the μ PD70108/116 (V20/V30) microprocessors to be executed. Emulation mode is directly compatible with object code and no re-assembly or re-compliation is required. During emulation mode, all of the software debug, memory management and protection mechanisms are fully functional, thus multiple emulation mode programs can co-exist in the same virtual address space without interference.

Functional Redundancy Monitor (FRM)

A functional redundancy monitor is a technique used to increase the reliability of a system by allowing a redundant processor to check the operation of the master processor. Using FRM techniques, the design of fault tolerant computing systems is simplified.




Figure 1-12. Functional Redundancy Monitor

Pipeline Operation

The concurrent processing of multiple instructions is made possible by using independent functional units with interlocks. Extensive instruction pipelining is used in the $\mu PD70616$ to keep each functional unit busy and maximize the instruction throughput. Each instruction utilizes the following functional blocks during the course of execution:

• PFU (Pre-fetch Unit)

The pre-fetch unit is designed to load the 16 byte instruction queue from external memory during idle bus periods. Since instruction execution is generally a sequential process, the latency to fetch an instruction from memory can be reduced to zero if the instruction is found in the pre-fetch queue.

IDU (Instruction Decode Unit)

Pre-fetched instructions are fed to the instruction decode unit to be decoded. Each instruction is examined for operands and the addressing mode information is stripped out and sent to the effective address generator to calculate the addresses for processing. The decoded instruction is then queued up for processing by the execution unit.

EAG (Effective Address Generator)

The effective address generator uses a high speed multi-way adder to quickly compute the virtual address of an operand and sends it to the memory management unit for translation.

MMU (Memory Management Unit)

In the virtual mode, addresses must be converted to a physical address. Using a 16 entry TLB (translation look-aside buffer) and pipelining the address translation, the effective address translation time is zero. Meanwhile, in parallel with the address translation, the access permission is verified. The output of the MMU is a physical address for the bus control unit.

• BCU (Bus Control Unit)

The bus control unit acts the interface for each internal bus requester. Additional logic allows the BCU to re-run faulty bus cycles in the event of an memory ECC error and to use a short cycle bus mode for accessing fast cache memories. The functional redundancy monitor is also implemented in the BCU.

EXU (Execution Unit)

The actual execution of an instruction occurs in the execution unit. Instruction execution begins when the instruction has been decoded and all operands have been fetched. The EXU is composed of a 32-bit microprogrammable ALU with the thirty-two general purpose registers, and a high speed barrel shifter.




Figure 1–13. μ PD70616 Functional Blocks and Pipeline

Notational Conventions

The terminology and abbreviations used in this document are defined for the reader's convenience in this section.

Numerical Values

Numerical values are normally expressed as decimal numbers, but it is sometimes clearer to use other notations. The suffixes 'b' and 'H' will sometimes be used to indicate numbers written in binary (base 2) and in hexidecimal (base 16). This provides three ways of writing numbers. For example, the (decimal) number 118 can be represented as 01110110b or 76H.

The prefixes "kilo", "mega" and "giga" are also widely employed. They correspond to the following values:

 Symbol
 Prefix
 Value

 K
 kilo
 1,024 = 2¹⁰

 M
 mega
 1,048,576 = 2²⁰

 G
 giga
 1,073,741,824 = 2³⁰

Table 1-2. Numeric Prefix Values


Data Organization

The fundamental unit for the addressing of data in memory is the byte. Data that spans multiple bytes are addressed by the address of the least significant byte.

Byte Representation

A byte consists of eight bits which are numbered from right to left starting with 0. When a byte contains an integer, the MSB (most significant bit) is bit 7 and the LSB (least significant bit) is bit 0.


Figure 1–14. Bit Position within a Byte



· Multiple Byte Representations

When representing larger data types, the ordering of bits and bytes is again from right to left. The rightmost bit is the LSB and the leftmost bit is the MSB. The rightmost byte is the least significant byte and its address is used to access the data.

Figure 1-15. Multiple Byte Representations




Bit Expressions

Bits are expressed by a bit number. When expressing several consecutive bits within a register or memory location, the bit field expression is used. For example, the bits from bit position 3 to bit position 5 can be identified as bits 3:5.

· Register Expressions

Registers are fixed length internal data storage locations. Like memory, registers consist of bits and bytes starting from and numbered from the left. Data stored in a register has the same representation as when that data is stored in memory.

Figure 1-16. Register Representation



Memory Organization

Addresses

Each byte in memory is identified by an address. Starting from address 0, addresses are assigned sequentially up to address 4,294,967,295 (232 – 1, or 4 gigabytes). Before address translation, an address is a virtual address while after address translation it is a memory or I/O physical address.

Data Organization

Data is stored in memory in byte units with the address of the lowest byte used to address the data. For example, in Figure 1–18, a word is a four byte data structure and is addressed by the least significant byte of the word.

Bit Data

Data types that use a bit addressing mode require a 35-bit address. A bit address consists of 32 bits used to address the byte while the remaining 3 bits are used to select the bit within the byte. A bit address can be formed by simply appending the bit offset within a byte to the byte address.

Data in Memory

When the address of data is a multiple of the size of the data type in bytes, the data is said to be aligned. Byte data is always aligned and halfword, word, doubleword and quadword data are aligned when they have addresses that are a multiples of 2, 4, 8 and 16 respectively. Semi-quadword data is a special case and is aligned on quadword boundaries.

In some special cases, instructions and data must be aligned. However, generally there are no alignment requirements and only the performance is affected by not aligning data on its boundary.

Abbreviations and Special Terminology

• μPD70616

The terms $\mu PD70616$ architecture and $\mu PD70616$ microprocessor are used throughout this document. The $\mu PD70616$ architecture is used to refer to the specification of the 32-bit V–Series microprocessor family. The term $\mu PD70616$ microprocessor is used to refer to the silicon implementation of this architecture.

UNPREDICTABLE

The results of an operation designated by the word "UNPREDICTABLE" may vary, depending on the implementation of the processor. Such operations are considered abnormal and illegal, and there is no quarantee that the operation will be handled consistently across all microprocessors.

MBZ (Must Be Zero)

MBZ indicates that all the bits in the specified data field must be 0. If software sets a value which is non-zero, the results are UNPREDICTABLE.

• RFU (Reserved for Future Use)


RFU indicates that a data field is reserved for future use by NEC. Fields marked as RFU are implicitly selected as MBZ. Software which uses such fields is not portable and the results of such use are UNPREDICTABLE.

3GB
2GB
Addresses

1GB

Figure 1-17. Address Space Representation

Figure 1-18. Byte Addressed Data



Section 2 Data Types

This section describes the hardware supported data types of the μ PD70616 microprocessor. A total of eight separate fixed and variable length data types are supported by the μ PD70616 microprocessor. Fixed length and variable length data types are distinguished by two major characteristics. Fixed length data types have a size characteristic that is constant and determined by the instruction opcodes. Variable length data types are dynamic data structures whose length can vary during program execution.

Another distinguishing characteristic is that the fixed length data types may reside in either the general purpose register set or in memory. Variable length data types can be represented in their entirety only as memory resident data types.

Fixed Length Data Types

- Integer
- Unsigned Integer
- Bit
- · Floating Point
- Decimal


Variable Length Data Types

- Character String
- Bit String
- Bit Field


Also important is the organization of the data types. Data type organization describes the layout of a data type in a register or in memory. The µPD70616 architecture is flexible in that both byte and bit addressing modes are available. Byte addressing uses the byte (8-bits) as the basic addressing unit and supports the byte aligned data types. Bit addressing is a special addressing mode using the bit as the basic addressing unit and supports the bit aligned data types (bit fields and bit strings).

Byte Addressing

The addressing model for the μ PD70616 virtual address space is based on the unit of a byte. The μ PD70616 address space is viewed as a sequence of bytes starting from location 0 and continuing linearly to the location $2^{32} - 1$. All memory management, instruction fetches, stack operations and software debug operations use byte addresses.




Byte addressing is also used for fixed length data types and for the variable length character string data type. These data types share the characteristic that they are always aligned on a byte boundary, irregardless of the size of the data type. Since byte addresses are 32-bits wide, a byte address corresponds to the location of a byte anywhere within a four gigabyte virtual address space.



Byte aligned memory operands are physically accessed using one of four access types, each of which can be located anywhere within the virtual address space without restriction. However, instruction throughput is optimized when an access type is aligned on a boundary that is a multiple of its size in bytes.


Byte

A byte consists of 8 contiguous bits starting on any byte boundary. The individual bits within a byte are labeled 0 to 7 with bit 0 designated as the LSB (least significant bit) and bit 7 as the MSB (most significant bit). A byte is completely identified by its address.




Halfword

A halfword consists of 16 contiguous bits starting on any byte boundary. The individual bits within a byte are labeled 0 to 15 with bit 0 designated as the LSB (least significant bit) and bit 15 as the MSB (most significant bit). A halfword occupies two contiguous bytes and is identified by the address of the low order byte.




Word

A word consists of 32 contiguous bits starting on any byte boundary. The individual bits within a byte are labeled 0 to 31 with bit 0 designated as the LSB (least significant bit) and bit 31 as the MSB (most significant bit). A word occupies four contiguous bytes and is identified by the address of the low order byte.




Doubleword

A doubleword consists of 64 contiguous bits starting on any byte boundary. The individual bits within a byte are labeled 0 to 63 with bit 0 designated as the LSB (least significant bit) and bit 63 as the MSB (most significant bit). A doubleword occupies eight contiguous bytes and is identified by the address of the low order byte.



Fixed length data types can also reside in one the $\mu PD70616$ general purpose registers. In place of a byte address, a register number is used to identify the to be the source or destination for an operand. All fixed length data types can fit in a register or pair of consecutive registers. The organization of the four data access types in the register set is shown below:




The lengths of the byte and halfword access types are shorter than the register length. These access types are right justified within the register. Only the lower portion of the register corresponding to the access type is significant and the upper portion will remain unaffected.


In the case of the doubleword access type, the operand occupies a pair of general purpose registers. The lower numbered register contains the least significant word while the higher numbered register contains the most significant word. However, since R31 cannot be used as the least significant register of a doubleword register pair, the results of using R31 as the source or destination operand of a doubleword access type is unpredictable.

Bit Addressing


Bit addressing is employed to address data structures that are bit aligned, i.e., are aligned on an arbitrary bit boundary. However, unlike byte addressing which uses the byte as the atomic unit for memory addressing, bit addressing uses the bit as the basic addressing unit. Instead of using a four gigabyte virtual address space, bit addressing views the virtual address space as a thirty-two gigabit address space.




To address an arbitrary bit within a thirty-two gigabit address space requires a 35-bit address since there are 232 bytes, each containing eight bits. A bit address is composed of two separate components, a 32-bit byte base address and a 32-bit bit offset. These components are combined to generate the 35-bit bit address.



The byte address is zero extended on the right to 35-bit length. The **bwb** (bit within byte) field is initialized to zero to address the first bit (bit 0) within the byte. The sign extended 32-bit bit offset is added to form the bit address.



Once formed, the upper 32-bits of the bit address is used to identify the byte address of the operand with the lower three bits identifying the bit offset within the byte. The process of bit address generation is shown below:



86-176

Data Types

The μPD70616 recognizes a wide variety data types, typical of those utilized in most applications. Supported data types are listed below in Table 2.1.

Table 2.1. μPD70616 Data Types

	Length	
Bit Data	bit	1-bit
	byte	8-bits
	halfword	16-bits
Integer	word	32-bits
	doubleword	64-bits
	byte	8-bits
Unsigned Integer	halfword	16-bits
Chaighed integer	word	32-bits
	doubleword	64-bits
	short real	32-bits
Floating Point	long real	64-bits
	byte string	8-bit characters
		1 to 4 gigacharacters
Character String	halfword string	16-bit characters
		1 to 2 gigacharacters
Rit String		bit variable
Bit String		1 to 4 gigabits
Bit Field		bit variable
DIL F 1610		0 to 32 bits

Signed Integers

Signed integers are expressed in two's complement binary notation. Four signed integer lengths are supported, byte, halfword, word and doubleword. Signed integer representation consists of a sign bit field and a magnitude field. The MSB (most significant bit) of a signed integer is the sign bit and indicates whether the number is positive or negative. The magnitude field contains the absolute value or magnitude of the signed integer.

Data Type	<u>Range</u>
Byte	–128 ~ 127
Halfword	– 32768 ~ 32767
Word	-2147483648 ~ 2147483647
Doubleword	-9223372036854775808 ~ 9223372036854775807

Unsigned Integers


Unsigned integers represent natural numbers (non-negative integers) in binary notation. There are four unsigned integer data types: byte, halfword, word, and doubleword. Unsigned integers consist of only a magnitude field which is the same size as the data type. Unsigned integers are also used to represent the logical data types used for the bitwise logical operations.

Data Type	<u> Hange</u>
Byte	0 ~ 255
Halfword	0 ~ 65535
Word	0 ~ 4294967295
Doubleword	0 ~ 18446744073709551615

Bit

Bit data is often used to efficiently store data for control purposes. In the μ PD70616, bit data is identified by a byte base address and a separate bit offset. The byte base address component selects the address of the word that contains the bit in question. The addressing mode is used to determine whether the operand is in a general purpose register (register addressing mode) or memory (all other addressing modes).

The bit offset is then used to identify the particular bit within the register/word that is to be manipulated. The bit offset is specified as a value in the range of [0..31]. Specifying any other value for the bit offset will cause an exception.




As a fixed length data type, bit data can reside in either a register or in memory. It is also possible to manipulate bit data using the bit string or bit field data types by specifying a length of 1 for these variable length data types.

Binary Floating Point

Binary floating point formats provide a wide range of numerical values over a specified level of precision. Floating point data types are useful for scientific and engineering calculations, numerical control, and any application requiring high performance numeric calculations such as graphics. The µPD70616 microprocessor supports basic floating point operations on two IEEE compatible binary floating point formats.


Short Real

The short real data type is a 32-bit binary floating point representation conforming to the IEEE single precision format. The short real format consists of a mantissa sign bit, an 8-bit biased exponent and a 23-bit mantissa as shown below:



Long Real

The long real data type is a 64-bit binary floating point representation conforming to the IEEE double precision format. The long real format consists of a mantissa sign bit, an 11-bit biased exponent and a 52-bit mantissa as shown below:



Decimal Data Type

The decimal data type is used for the manipulation of both packed and unpacked decimal numeric strings. The decimal data type divides each byte into two 4-bit fields (nibbles). In the packed decimal representation, each 4-bit field is assumed to contain a valid BCD (binary code decimal) digit in the range [0..9]. In the unpacked (or zoned) decimal representation, only the lower 4-bit field is assumed to contain a digit and the higher 4-bit bit field is called the zone field.

When a nibble is expected to contain a digit, only the valid BCD values [0..9] can be specified. Any other value will cause an illegal decimal format exception to occur. There is no restriction on the contents of the zone field.

Character Strings

Two types of character strings are recognized by the μ PD70616 microprocessor, byte character strings and halfword character strings. Byte character strings are used to express standard ASCII text. Halfword character strings are also supported to express text needing a much wider range of characters than available with an 8-bit character set.

Instructions are provided for operating on character strings of either type and include:

- transfer
- comparison
- scanning
- skipping

Being a variable length data structure, a character string is fully defined by:

- the address of the start of the string
- · the number of characters in the string

In addition to the above attributes, a character string must also obey the following restriction:


• the sum of the starting address and the length of a character string (in bytes) must be less than 232 - 1

Note that the number of characters and the length of a byte character string are the same while a halfword character has a byte length twice the number of characters in the string.


Some instruction permit specifying the direction of string processing. The direction within a character string in which addresses become larger is called the upward direction while the direction in which addresses become smaller is the downward direction. In all cases the ordering of characters within the string is in the upward (increasing addresses) direction. Only the direction of processing changes.

Examples of both byte and halfword character strings are shown below.

Byte character string (N=4)



Halfword character string (N=2)




Bit Fields

Bit fields are a variable length data structure used to represent signed (two's complement notation) and unsigned integers in a compact format. An instance of the bit field data type can take any length between 0 and 32 bits, starting at any bit position in memory and subject only to the constraint that the bit field not span a length of greater than four bytes. As with the integer data types, bit 0 of a bit field is the least significant bit and in the case of signed bit fields, the most significant bit is the sign bit.

Being a variable length data structure, a bit field is fully defined by:

- · the bit address (B) of the start of the bit field
- the length in bits



An integer x can be expressed in a bit field of length N if and only if

$$-2(N-1) \le x < 2(N-1)$$
 (signed)
0 \le x < 2(N-1) (unsigned)


The integer value of a bit field of length 0 is zero.

Bit Strings

A bit string is a variable length logical data structure containing 0 to $2^{32} - 1$ bits. Applications of bit strings abound in applications as diverse as window management in bit-mapped graphic displays and for implementing set operations in high level languages.

Bit strings are treated as a logical data type with a full complement of monadic and dyadic operations defined. Being a variable length data structure, a bit string consists of the following two components:

- · bit address (B) of the start of the bit string
- · the length in bits



Like the character strings, the μ PD70616 instruction set permits specifying the direction of bit string processing. The direction within a bit string in which addresses become larger is called the upward direction while the direction in which addresses become smaller is the downward direction.

Stacks

1.0

stack is last-in-first-out (LIFO) data structure. The μPD70616 uses a push-down stack for a number of purposes including:

- subroutine return addresses
- saving program state during an interrupt or exception.
- allocation of local variables during a procedure call

In the μ PD70616, register R31 is the default stack pointer and is always assumed to be pointing to the current top of the stack (TOS). Before pushing new data on the stack, the stack is first decremented before copying the operand to the new TOS. In a similar manner, a stack pop operation will remove the current TOS and then increment the stack pointer.

The default stack pointer (R31) is assumed to a word (32-bit wide) stack. Any general purpose register can also be used to implement a stack by means of the autoincrement and autodecrement addressing modes.

2-9

Section 3 Register Set

The μ PD70616 has a large number of general purpose and special purpose registers which are described in this section. The μ PD70616 register set is divided into two categories. The **program register** set represents the set resources available to the application or user while the system programmer has in addition to the program register set the full resources of the **privileged register** set.

The program register set consists of the following 32-bit registers:

•	general purpose registers	R0 – R28
•	argument pointer (AP)	R29
•	frame pointer (FP)	R30
	stack pointer (SP)	
	program counter	
	program status word (lower halfword)	

The privileged register set consists of the following additional registers (grouped by function):

Address Translation

- area table base registers 0 3......ATBR0 ATBR3
- area table length registers 0 -3.....ATLR0 ATLR3

Stack Pointers

- level 0 3 stack pointers.....L0SP L3SP
- interrupt stack pointer.....ISP

Debugging Registers

- trap mode register.....TRMOD
- address trap registers......ADTR0 ADTR1
- address trap mask registers......ADTMR0 ADTMR1

Miscellaneous Registers

•	program status word (upper halfword)	PSW[31:16]
	system base register	
	system control word	
	task register	
	task control word	
	processor ID register	
•	V20/V30 emulation mode PSW	PSW2

Figure 3–1. μPD70616 Register Set

0	31
R31 (SP:Stack Pointer)	LOSP (Level 0 Stack Pointer)
R30 (FP:Frame Pointer)	L1SP (Level 1 Stack Pointer)
R29 (AP:Argument Pointer)	L2SP (Level 2 Stack Pointer)
R28	L3SP (Level 3 Stack Pointer)
R27	ISP (Interrupt Stack Pointer)
R26	
R25	31
R24	SBR (System Base Register)
R23	
R22	31
R21	SYCW (System Control Word)
R20	•
R19	31 TR (Task Register)
R18	TKCW (Task Control Word)
R17	
R16	
R15	PIR (Processor ID Register)
R14	The first of the f
R13	31
R12	ATBR0 (Area Table Base Register 0)
R11	ATLR0 (Area Table Length Register 0)
R10	ATBR1 (Area Table Base Register 1)
R9	ATLR1 (Area Table Length Register 1)
R8	ATBR2 (Area Table Base Register 2)
R7	ATLR2 (Area Table Length Register 2)
R6	ATBR3 (Area Table Base Register 3)
. R5	ATLR3 (Area Table Length Register 3)
R4	
R3	
R2	31 TRMOD (Trap Mode Register)
R1	ADTR0 (Address Trap Register 0)
RO	ADTMR0 (Address Trap Mask Register 0)
	ADTR1 (Address Trap Register 1)
0	ADTHRI (Address Trap Register 1) ADTMRI (Address Trap Mask Register 1)
PC (Program Counter)	אטוווותו (אטטוססט וומף ווומטא הסקוטוטו ו)

86-158

Program Register Set

The program register set consists of the general purpose registers, the program counter (PC) and the program status word (PSW). Each of these registers is 32-bits wide and are available for use by application programs.

General Purpose Registers

The general purpose register set consists of thirty-two registers (R0 – R31) each 32-bits in width. A general purpose register can be used as an accumulator, base register, index register or to hold intermediate calculations. General purpose registers can be used at any execution level without restriction.

Three of the general purpose registers are reserved for specific purposes by certain instructions. R29 is called the argument pointer (AP) and is used to point to the list of procedure arguments by the CALL instruction. R30 is the frame pointer (FP) and is used to point to the current stack frame (work area for local variables and parameters) for currently executing procedure. R31 is the stack pointer (SP) and contains a pointer to the word on the current top stack (TOS).

The stack pointer is not a single register, but rather a cache of five registers separate stack pointers, one for each of the four execution levels and an interrupt stack pointer. The current execution level and external events such as interrupt and exceptions determine which of the five stack pointers is in use as the current stack pointer.


In addition to the AP, FP, and SP registers, other general purpose registers are required by string instructions to allow the instruction to resumed following an interrupt or exception. In this case, registers are reserved for use starting from R28 and allocated in a downward direction.

'rogram Counter

The program counter (PC) is a register which contains the memory address of the first byte of the instruction currently being executed. The PC contains a virtual address in the virtual address mode and a physical address in the real address mode.

The PC is a 32-bit register which cannot be directly read or written. However, the contents of the PC can be examined by the instruction

```
movea 0[pc], dest -- compute the effective address using the -- pc with no displacement
```



bits 31:0 PC The address of the first byte of the currently executing instruction. The PC contains a virtual address in the virtual address mode, a physical address in the real address mode.

Program Status Word

The program status word (PSW) is a 32-bit register containing program status and control information. The PSW is divided into upper and lower halfwords with the upper halfword being modified only by means of the privileged UPDPSW.W instruction. The lower halfword of the PSW has two fields containing the integer and floating point ondition codes. The upper halfword contains the processor control and status fields for the currently executing task.

The contents of the PSW can be read regardless of the execution level. The PSW is modified according to the following conditions:

- · the integer and floating point condition codes can be modified using the UPDPSW.H instruction
- the control and condition code fields can be modified at execution level 0 by the privileged UPDPSW.W instruction
- the status field is modified by the execution of certain instructions such as CHLVL and RETIS

31 30 29 2	28 27 26	25 24 23	19 18 17 16	15 13		9 8	7	4 3 2 1 0
A A T M	I T I S P P	EL RFU	I A T	RFU	F F F C V D V	UP	RFU	C V S Z
bit 0	Z	Z = 0 re	lag indicates if esult is non-zer esult is zero		ts of the	operati	on were ze	ero.
bit 1	S	(unsigned). $S = 0$ re	flag indicates esult is positive esult is negative	or zero o	r MSB is	_	ve (signed	l) or if the MSB is set
bit 2	OV	OV = 0 n	flow) flag indic o overflow verflow	ates if an	overflow	occurr	ed.	
bit 3	CY	operation. CY = 0 n	y) flag indicate o carry (borrow arry (borrow) w	v) generat	ted	orrow w	vas genera	ated as a result of the
bits 4:7	RFU	Reserved for	future use					
bit 8	FPR	FPR = 0 e	ecision) flag ind xact result nexact result	licates the	e exactne	ess of a	a floating po	oint operation.
bit 9	FUD	point operation FUD = 0 r	, •	t underflo)W		ccurred as	the result of a floating
bit 10	FOV	floating point FOV = 0 r	, -	t overflow	v	an ove	erflow occi	urred as a result of a

bit 11	FZD	The FZD (zero divide) flag indicates if a zero division took place.		
		FZD = 0 FZD = 1	no floating point zero divide a floating point zero divide occurred	
bit 12	FIV	The FIV (in	valid) flag indicates the occurrence of an invalid floating point operation.	
		FIV = 0 FIV = 1	no invalid operation occurred invalid operation occurred	
bits 13:15	RFU	Reserved	for future use	
bit 16	TE	The TE (tra	ace enable) flag enables and disables instruction trace.	
		TE = 0 TE = 1	instruction trace disabled instruction trace enabled	
bit 17	ΑE	The AE (ad	ddress trap enable) flag is a global enable/disable for the address trap logic.	
		AE = 0 AE = 1	address traps disabled address traps enabled	
bit 18	ΙE	The IE (in maskable	terrupt enable) flag permits software to selectively enable and disable interrupts.	
		IE = 0 IE = 1	maskable interrupts disabled maskable interrupts enabled	
bits 19:23	RFU	Reserved	for future use	
bits 19:23 bits 24:25			for future use recution level) field contains the value of the current execution level.	
		The EL (ex EL = 00 EL = 01 EL = 10	execution level) field contains the value of the current execution level. execution level 0 (privileged) execution level 1 execution level 2	
bits 24:25	EL	The EL (e) EL = 00 EL = 01 EL = 10 EL = 11	execution level) field contains the value of the current execution level. execution level 0 (privileged) execution level 1 execution level 2 execution level 3	
		The EL (ex EL = 00 EL = 01 EL = 10 EL = 11 The IP (in interrupted)	execution level) field contains the value of the current execution level. execution level 0 (privileged) execution level 1 execution level 2 execution level 3 struction pending) flag indicates whether or not an instruction has been and should be resumed.	
bits 24:25	EL	The EL (ex EL = 00 EL = 01 EL = 10 EL = 11 The IP (in	execution level) field contains the value of the current execution level. execution level 0 (privileged) execution level 1 execution level 2 execution level 3 struction pending) flag indicates whether or not an instruction has been	
bits 24:25	EL	The EL (ex EL = 00 EL = 01 EL = 10 EL = 11 The IP (in interrupted IP = 0 IP = 1) The TP (11	execution level) field contains the value of the current execution level. execution level 0 (privileged) execution level 1 execution level 2 execution level 3 struction pending) flag indicates whether or not an instruction has been and should be resumed. no instruction pending	
bits 24:25 bit 26	EL	The EL (ex EL = 00 EL = 01 EL = 10 EL = 11 The IP (in interrupted IP = 0 IP = 1) The TP (11	execution level) field contains the value of the current execution level. execution level 0 (privileged) execution level 1 execution level 2 execution level 3 struction pending) flag indicates whether or not an instruction has been and should be resumed. no instruction pending instruction pending race pending) flag controls the guarantees the occurance of a single	
bits 24:25 bit 26	EL	The EL (executed by the EL = 00) EL = 01 EL = 10 EL = 11 The IP (in interrupted by the IP = 0) IP = 1 The TP (in instruction of IP = 0) TP = 1	execution level 0 (privileged) execution level 1 (privileged) execution level 1 (privileged) execution level 2 (privileged) execution level 2 (privileged) execution level 3 (privileged) execution pending) flag indicates whether or not an instruction has been and should be resumed. no instruction pending instruction pending instruction pending race pending) flag controls the guarantees the occurance of a single trace for each instruction. instruction trace not pending instruction trace pending terrupt stack) flag indicates whether the current processor context is in the	

bit 29	EM	The EM (emulation mode) flag indicates the current processor mode.	
		M = 0 native mode M = 1 emulation mode	
bit 30	ATA	the ATA (asynchronous task trap active) flag indicate whether an asynchronous task rap processing is in progress.	
		ATA = 0 ATT processing not in progress ATA = 1 ATT processing in progress	
bit 31	ASA	he ASA (asynchronous system trap active) flag indicate whether an asynchronous ystem trap processing is in progress.	
·£		ASA = 0 AST processing not in progress ASA = 1 AST processing in progress	