

ARCHITECTURE SPECIFICATION

32-bit uDLX Core Processor

Universidade Federal da Bahia

Versão: 1.0



GNU LGPL License

This file is part of uDLX (micro-DeLuX) soft IP-core.

uDLX is free soft IP-core: you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation, either version 3 of the License, or (at your option) any later version.

uDLX soft core is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details.

You should have received a copy of the GNU General Public License along with uDLX. If not, see http://www.gnu.org/licenses/>.



Histórico de Revisões

Date	Description	Author(s)
04/27/2014	Conception	João Carlos Bittencourt
04/30/2014	Instruction layout description	João Carlos Bittencourt
05/09/2014	 Text revision; Update diagrams and instruction layout; Update instruction fetch I/O definitions; Missing pictures inclusion; Include memory access and write back pin/port definitions; 	João Carlos Bittencourt
04/13/2014	Missing pictures	João Carlos Bittencourt
04/15/2014	 Fix instruction fetch pin definitions; Include instruction fetch datapath; Include pipeline registers definitions; Fix memory access stage pin/port definitions; Include write back data path; 	João Carlos Bittencourt
04/15/2014	Add execute block diagram	Igo Amauri Luz
04/16/2014	 Add branch prediction signal to ID and IF blocks and pin definitions; Add table for pin definitions in Execute stage Add branch prediction signal in pipeline registers definitions; Include architecture interface figure; 	João Carlos Bittencourt
04/18/2014	Add execute datapath diagram	Igo Amauri Luz



CONTENTS

ı	intr	oduction	5
	1.1	Purpose	5
	1.2	Document Outline Description	5
	1.3	Acronyms and Abbreviations	5
2	Arcl	hitecture Overview	6
	2.1	Interface Architecture	6
	2.2	Block Diagram	6
	2.3	Pin/Port Definitions	7
	2.4	Parameters and Configurations	7
3	Inst	ructions Layout	8
	3.1	ALU	8
	3.2	Immediate	8
	3.3	Control Transfer	8
	3.4	Memory	9
4	Arcl	hitecture Description	10
	4.1	Instruction Fetch	10
		4.1.1 Block Diagram	10
		4.1.2 Pin/Port Definitions	10
		4.1.3 Internal Datapath	11
	4.2	Instruction Decode/Register Fetch	12
		4.2.1 Block Diagram	12
		4.2.2 Pin/Port Definitions	12
	4.3	Execute/Address Calculate	14



	4.3.1	Block Diagram	14
	4.3.2	Pin/Port Definitions	14
	4.3.3	Internal Datapath	15
4.4	Memo	ry Access	16
	4.4.1	Block Diagram	16
	4.4.2	Pin/Port Definitions	16
4.5	Write I	Back	18
	4.5.1	Block Diagram	18
	4.5.2	Pin/Port Definitions	18
	4.5.3	Internal Datapath	18
4.6	Pipelin	e Register Description	20
	4.6.1	Instruction Fetch/Instruction Decode	20
	4.6.2	Instruction Decode/Execute	20
	4.6.3	Execute/Memory Access	20
	4.6.4	Memory Access/Write Back	21
4.7	SRAM	Controller	21
4.8	SDRA	M Controller	21
4.9	Forwa	rding Unit	21
4.10	Branch	Prediction Buffer	21
4.11	Contro	ol Micro-instructions Description	21
4.12	Bootlo	ader	21



1. Introduction

1.1. Purpose

The main purpose of this document is to define specifications of a uDLX implementation and to provide a full overview of the design. This specifications defines all implementation parameters that composes the general uDLX requirements and specification. This definitions include processor operation modes, instruction set (ISA) and internal registers characteristics. This document also include detailed information of pipeline stages architecture, buses and other supplemental units.

1.2. Document Outline Description

This document is outlined as follow:

- Section 2: This section presents the core processor block diagram, Pin/Port definitions and global parameters and configuration directives.
- Section 3: This section presents the μDLX instruction layout and specifications.
- Section 4: This section presents a description of each pipeline stage block, including pin definitions, signals and internal datapath.

1.3. Acronyms and Abbreviations

Along this and other documents part of this project, it will be recurrent the usage of some acronyms and abbreviations. In order to keep track of this elements the Table 1 presents a set of abbreviations used and its corresponding meaning.

Table 1: Acronym and descriptions of elements in this document.

Acronym	Description		
RISC	Reduced Instruction Set Computer		
GPR	General Purpose Registers		
FPGA	Field Gate Programmable Array		
GPPU	General Purpose Processing Unit		
SDRAM	Synchronous Dynamic Random Access Memory		
HDL	Hardware Description Language		
RAW	Read After Write		
CPU	Central Processing Unit		
ISA	Instruction Set Architecture		
ALU	Arithmetic and Logic Unit		
PC	Program Counter		
RFlags	Flags Register		
Const	Constant		
ВРМ	Branch Prediction Buffer		




2. Architecture Overview


2.1. Interface Architecture

The μ DLX architecture interface is composed by the following components.

- μ **DLX 32-bit Core:** The core four-deep pipeline processor.
- **Memory Interface:** Provides a middle layer between the core processor and the external memories. This interface also controls the bootloader process.
- **SDRAM Controller:** Provides the interface for controlling the external SDRAM.
- **SRAM Controller:** Provides the interface for controlling the external SRAM.



2.2. Block Diagram





2.3. Pin/Port Definitions

Name	Length	Direction	Description
clock	1	input	CPU core clock
reset	1	input	CPU core reset
instruction	32	input	SRAM instruction data
data_read	32	input	SDRAM read data
instr_addr	20	input	SRAM address
instr_rd_en	1	output	SRAM read enable
data_addr	13	output	SDRAM address
data_wr_en	1	output	SDRAM write enable
data_rd_en	1	output	SDRAM read enable
data_write	32	output	SDRAM write data

2.4. Parameters and Configurations

Name	Value	Description



3. Instructions Layout


3.1. **ALU**

3:	1 30	29	2	26	25	22	21	19	18 0
[:	L O		0P		F	RD		RB	unused


OP	Opperation	Mnemonic	Flags Update
0000	$R_D = R_D + R_F$	add d, f	all
0001	$R_D = R_D - R_F$	sub d, f	all
0010	$R_D = R_D * R_F$	mul d, f	all
0011	$R_D = R_D/R_F$	div d, f	all
0100	$R_D = R_D \text{ and } R_F$	and d, f	above, equal, error
0101	$R_D = R_D \text{ or } R_F$	or d, f	above, equal, error
0110	$R_f lags = R_D \ cmp \ R_F$	cmp d, f	above, equal, error
0111	$R_D = not R_D$	not d	above, equal, error

3.2. Immediate

Type I



Type II



Туре	Opperation	Mnemonic
I	$R_D = I_{16}$	load immediate, d
II	$R_D = [I_{16} + R_B]$	load immediate, d, b
П	$[I_{16} + R_B] = R_D$	load d, immediate, b


3.3. Control Transfer

The μ DLX core processor has five control transfer instructions encoded using the following three types. The first encoding type is used for unconditional jump and subroutine




call. The second one is used for conditional branch, based on ALU flags. The third one reffers to the unconditional jump related to PC by an immediate value offset.

Type I



Type II




Type III



Type	OP	Opperation	Mnemonic
I	00	Jump Register	jr r
I	01	Subroutine call	call r
II	10	Branch flags	brfl r, const
Ш	11	Jump PC	jpc destiny

3.4. Memory




OP	Opperation	Mnemonic
1000	$R_D = Mem[R_B]$	load d, b
1100	$Mem[R_B] = R_D$	store b, d



4. Architecture Description

4.1. Instruction Fetch

4.1.1. Block Diagram



4.1.2. Pin/Port Definitions


Name	Length	Direction	Description
clock	1	input	CPU core clock
reset	1	input	CPU core reset
sram_data_io	16	in/out	SRAM data
branch_pc	20	input	Branch address PC relative
branch_reg	20	input	Branch address loaded from registers
select_new_pc	1	input	Signal used for branch not taken
bpb_branch_taken	1	input	Branch prediction buffer result
alu_branch_taken	1	input	Branch result from execution
new_pc	20	output	Updated value of PC
instruction	32	output	CPU core instruction
sram_addr	20	output	SRAM address
sram_we	1	output	SRAM write enable
bpb_branch_taken	1	output	Branch prediction buffer result



4.1.3. Internal Datapath

The internal data path is composed by the following components.


Program Counter: During the instruction time of an instruction this is the address of the instruction word. The address of the instruction that occurs during the next instruction time is determined by assigning a value to PC during an instruction time. If no value is assigned to PC during an instruction time by any pseudocode statement, it is automatically incremented by 2 before the next instruction time.





4.2. Instruction Decode/Register Fetch

4.2.1. Block Diagram



4.2.2. Pin/Port Definitions

Name	Length	Direction	Description
clock	1	input	CPU core clock
reset	1	input	CPU core reset
instruction_reg	32	input	CPU core instruction
new_pc	20	input	Updated value of PC
w_en	1	input	GPR bank write enable signal
w_reg_addr	4	input	GPR bank destiny address
reg_data	32	input	GPR bank write data
fwd_mem_data	32	input	Forwarding data from DRAM output
fwd_ex_data	32	input	Forwarding data from ALU output
			continued on next page




Ver.: 1.0 | Pag. 13

continued from previous page				
Name	Length	Direction	Description	
bpb_branch_taken	1	input	Branch prediction buffer result	
select_rd	TBD	output	TBD	
reg_file_w_en	1	output	GPR bank write enable	
write_back_mux_sel	TBD	output	Write back mux select	
data_mem_w_en	1	output	SDRAM write enable	
alu_opcode	3	output	ALU opperation code	
select_mux_alu_a	TBD	output	ALU input A data select	
select_mux_alu_b	TBD	output	ALU input B data select	
instruction_reg	32	output	CPU core instruction	
constant	32	output	32-bit Sign-extended constant	
data_alu_a	32	output	ALU input A data	
data_alu_b	32	output	ALU input B data	
new_pc	20	output	Updated value of PC	
bpb_branch_taken	1	output	Branch prediction buffer result	



4.3. Execute/Address Calculate

4.3.1. Block Diagram



4.3.2. Pin/Port Definitions


Name	Length	Direction	Description
clock	1	input	CPU core clock
reset	1	input	CPU core reset
alu_opcode	3	input	ALU opperation code
data_alu_a	32	input	ALU input A data
data_alu_b	32	input	ALU input B data
alu_a_mux_sel	TBD	input	ALU input A data select
alu_b_mux_sel	TBD	input	ALU input B data select
instruction_reg	32	input	CPU core instruction
constant	32	input	32-bit Sign-extended constant
			continued on next page



continued from previous page				
Name	Length	Direction	Description	
write_back_mux_sel	TBD	input	Write back mux select	
reg_file_w_en	1	input	GPR bank write enable	
select_rd	TBD	input	TBD	
bpb_branch_taken	1	input	Branch prediction buffer result	
new_pc	20	input	Updated value of PC	
data_alu_a	32	output	ALU input A data	
alu_data	32	output	ALU data output	
instruction_reg	32	output	CPU core instruction	
write_back_mux_sel	TBD	output	Write back mux select	
reg_file_w_en	1	output	GPR bank write enable	
select_rd	TBD	output	TBD	
branch_result	1	output	Branch result after flag check	

4.3.3. Internal Datapath


The internal data path is composed by the following components.





4.4. Memory Access

4.4.1. Block Diagram



4.4.2. Pin/Port Definitions

Name	Length	Direction	Description
clock	1	input	CPU core clock
reset	1	input	CPU core reset
sdram_dara_ready	1	input	SDRAM data ready control
sdram_w_en	1	input	SDRAM write enable
sdram_addr	13	input	SDRAM read/write address
sdram_data_io	32	input	SDRAM I/O data
alu_data	32	input	ALU data output
select_rd	TBD	input	Select data to be writen in GPR bank
reg_file_w_en	4	input	GPR bank write enable signal
write_back_mux_sel	TBD	input	Write back mux select
mem_data	32	output	Memory output data
sdram_addr	13	output	SDRAM read/write address
sdram_w_en	1	output	SDRAM write enable
select_rd	TBD	output	Select data to be writen in GPR bank
			continued on next page




continued from previous page				
Name	Length	Direction	Description	
reg_file_w_en	4	output	GPR bank write enable signal	
write_back_mux_sel	TBD	output	Write back mux select	
alu_data	32	output	ALU data output	



4.5. Write Back

4.5.1. Block Diagram




4.5.2. Pin/Port Definitions

Name	Length	Direction	Description
clock	1	input	CPU core clock
reset	1	input	CPU core reset
mem_data	32	input	SDRAM data output
alu_data	32	input	ALU data output
w_file_w_en	4	input	GPR bank write enable signal
w_reg_addr	1	input	GPR bank destiny address
write_back_mux_sel	TBD	input	Write back mux select
select_rd	TBD	input	Select data to be writen in GPR bank
w_reg_addr	4	output	GPR bank destiny address
reg_data	32	output	GPR bank write data
reg_file_w_en	1	output	GPR bank write enable signal

4.5.3. Internal Datapath

The internal data path is composed by the following components.







4.6. Pipeline Register Description

4.6.1. Instruction Fetch/Instruction Decode

Name	Length	Description
new_pc	20	Stores the next program counter value.
instruction_reg	32	Stores the intruction word.
bpb_branch_taken	1	Stores BPB result.

4.6.2. Instruction Decode/Execute

Name	Length	Description
new_pc	20	Stores the next program counter value.
data_alu_reg_a	32	Stores the value of ALU input port A.
data_alu_reg_b	32	Stores the value of ALU input port B.
constant	32	Stores the signed extended integer constant.
instruction_reg	32	Stores the intruction word.
select_rd_reg	1	TBD
reg_file_w_en_reg	1	Stores the signal to enable GPR write back.
write_back_mux_sel_reg	TBD	Stores the select signal for write back Multiplexer.
alu_opcode	3	Stores the ALU opperation code.
select_mux_alu_a	TBD	Stores the ALU input data select signal
select_mux_alu_b	TBD	Stores the ALU input data select signal
bpb_branch_taken	1	Stores BPB result.

4.6.3. Execute/Memory Access

Name	Length	Description
instruction_reg	32	Stores the intruction word.
select_rd_reg	1	TBD
reg_file_w_en_reg	1	Stores the signal to enable GPR write back.
write_back_mux_sel_reg	TBD	Stores the select signal for write back Multiplexer.
		continued on next page



Ver.: 1.0 | Pag. 21

continued from previous page			
Name	Length	Description	
data_alu_a	32	Stores the ALU input data A for memory addressing.	
alu_data_reg	32	Stores the ALU output data.	

4.6.4. Memory Access/Write Back

Name	Length	Description
instruction_reg	32	Stores the intruction word.
select_rd_reg	1	TBD
reg_file_w_en_reg	1	Stores the signal to enable GPR write back.
write_back_mux_sel_reg	TBD	Stores the select signal for write back Multiplexer.
mem_data_reg	32	Stores the memory output data.
alu_data_reg	32	Stores the ALU output data.
w_reg_addr_reg	4	Stores the GPR data write address.

4.7. SRAM Controller

TBD in further releases?

4.8. SDRAM Controller

TBD in further releases?

4.9. Forwarding Unit

TBD in further releases.

4.10. Branch Prediction Buffer

TBD in further releases.

4.11. Control Micro-instructions Description

4.12. Bootloader

TBD in further releases.